NAU8822L 24-bit Stereo Audio Codec with Speaker Driver

Description

The NAU8822L is a low power, high quality CODEC for portable and general purpose audio applications. In addition to precision 24-bit stereo ADCs and DACs, this device integrates a broad range of additional functions to simplify implementation of complete audio system solutions. The NAU8822L includes drivers for speaker, headphone, and differential or stereo line outputs, and integrates preamps for stereo differential microphones, significantly reducing external component requirements. Also, a fractional PLL is available to accurately generate any audio sample rate for the CODEC using any commonly available system clock from 8MHz through 33MHz.

Advanced on-chip digital signal processing includes a 5-band equalizer, a 3-D audio enhancer, a mixed-signal automatic level control for the microphone or line input through the ADC, and a digital limiter/dynamic-range-compressor (DRC) function for the playback path. Additional digital filtering options are available in the ADC path, to simplify implementation of specific application requirements such as "wind noise reduction" and speech band enhancement. The digital audio input/output interface can operate as either a master or a slave.

The NAU8822L operates with analog supply voltages from 2.5V to 3.6V, while the digital core can operate at 1.7V to conserve power. The loudspeaker BTL output pair and two auxiliary line outputs can operate using a 5V supply to increase output power capability, enabling the NAU8822L to drive 1 Watt into an external speaker. Internal register controls enable flexible power saving modes by powering down sub-sections of the chip under software control.

The NAU8822L is specified for operation from -40°C to +85°C, and is available in a cost-effective, space-saving 32-lead QFN package.

Key Features


- DAC: 94dB SNR and -84dB THD ("A" weighted)
- ADC: 90dB SNR and -80dB THD ("A" weighted)
- Integrated BTL speaker driver: 1W into 8Ω
- Integrated head-phone driver: 40 mW into 16Ω
- Integrated programmable microphone amplifier
- Integrated line input and line output
- On-chip PLL
- Integrated DSP with specific functions:
 - 5-band equalizer
 - 3-D audio enhancement
 - Input automatic level control (ALC/AGC)/limiter
 - Output dynamic-range-compressor/limiter
 - Notch filter and high pass filter
- Standard audio interfaces: PCM and I²S

- Serial control interfaces with read/write capability
- Realtime readback of signal level and DSP status
 Supports any sample rate from 8kHz, 48kHz,

96kHz and 192kHz


Applications

- Personal Media Players
- Smartphones
- Personal Navigation Devices
- Portable Game Players
- Camcorders
- Digital Still Cameras
- Portable TVs
- Stereo Bluetooth Headsets



nuvoton

Pinout



Part Number	Dimension	Package	Package Material
NAU8822L_YG	5 x 5 mm	32-QFN	Green

Pin Descriptions

Pin #	Name	Туре	Functionality
1	LMICP	Analog Input	Left MICP Input (common mode)
2	LMICN	Analog Input	Left MICN Input
3	LLIN/GPIO2	Analog Input /	Left Line Input / alternate Left MICP Input / GPIO2
		Digital I/O	
4	RMICP	Analog Input	Right MICP Input (common mode)
5	RMICN	Analog Input	Right MICN Input
6	RLIN/GPIO3	Analog Input /	Right Line Input/ alternate Right MICP Input / Digital Output
		Digital I/O	In 4-wire mode: Must be used for GPIO3
7	FS	Digital I/O	Digital Audio DAC and ADC Frame Sync
8	BCLK	Digital I/O	Digital Audio Bit Clock
9	ADCOUT	Digital Output	Digital Audio ADC Data Output
10	DACIN	Digital Input	Digital Audio DAC Data Input

11	MCLK	Digital Input	Master Clock Input
12	VSSD	Supply	Digital Ground
13	VDDC	Supply	Digital Core Supply
14	VDDB	Supply	Digital Buffer (Input/Output) Supply
15	CSB/GPIO1	Digital I/O	3-Wire MPU Chip Select or GPIO1 multifunction input/output
16	SCLK	Digital Input	3-Wire MPU Clock Input / 2-Wire MPU Clock Input
17	SDIO	Digital I/O	3-Wire MPU Data Input / 2-Wire MPU Data I/O
18	MODE	Digital Input	Control Interface Mode Selection Pin
19	LAUXIN	Analog Input	Left Auxiliary Input
20	RAUXIN	Analog Input	Right Auxiliary Input
21	AUXOUT1	Analog Output	Headphone Ground / Mono Mixed Output / Line Output
22	AUXOUT2	Analog Output	Headphone Ground / Line Output
23	RSPKOUT	Analog Output	BTL Speaker Positive Output or Right high current output
24	VSSSPK	Supply	Speaker Ground (ground pin for RSPKOUT, LSPKOUT,
			AUXOUT2 and AUXTOUT1 output drivers)
25	LSPKOUT	Analog Output	BTL Speaker Negative Output or Left high current output
26	VDDSPK	Supply	Speaker Supply (power supply pin for RSPKOUT, LSPKOUT, AUXOUT2 and AUXTOUT1 output drivers)
27	VREF	Reference	Decoupling for Midrail Reference Voltage
28	VSSA	Supply	Analog Ground
29	RHP	Analog Output	Headphone Positive Output / Line Output Right
30	LHP	Analog Output	Headphone Negative Output / Line Output Left
31	VDDA	Supply	Analog Power Supply
32	MICBIAS	Analog Output	Microphone Bias

nuvoTon




Figure 1: NAU8822L Block Diagram

Electrical Characteristics

Conditions: VDDC = 1.8V, VDDA = VDDB = VDDSPK = 3.3V, MCLK = 12.88MHz, $T_A = +25$ °C, 1kHz signal, fs = 48kHz, 24-bit audio data, 64X oversampling rate, unless otherwise stated.

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
Analog to Digital Converter (AD	C)					
Full scale input signal ¹	V _{INFS}	PGABST = 0dB		1.0		Vrms
	nub	PGAGAIN = 0dB		0		dBV
Signal-to-noise ratio	SNR	Gain = 0dB, A-weighted		90		dB
Total harmonic distortion ²	THD+N	Input = -3dB FS input		-80		dB
Channel separation		1kHz input signal		106		dB
Digital to Analog Converter (DA	C) driving RHI	P / LHP with $10k\Omega$ / 50pF load				
Full-scale output		Gain paths all at 0dB gain		VDDA / 3.3	}	V _{rms}
Signal-to-noise ratio	SNR	A-weighted	88	94		dB
Total harmonic distortion ²	THD+N	$R_L = 10k\Omega$; full-scale signal		-84		dB
Channel separation		1kHz input signal		98		dB
Output Mixers	•				1	
Maximum PGA gain into mixer				+6		dB
Minimum PGA gain into mixer				-15		dB
PGA gain step into mixer		Guaranteed monotonic		3		dB
Speaker Output (RSPKOUT / LS	SPKOUT with 8		1			
Full scale output ⁴		SPKBST = 1,		VDDA / 3.3	3	V _{rms}
		VDDSPK=VDDA				· mis
		SPKBST = 0	(V	/DDA / 3.3) *	1.5	V _{rms}
		VDDSPK= 1.5 * VDDA		,		This
Total harmonic distortion ²	THD+N	$P_o = 200 \text{mW}$		-64		dB
		VDDSPK=3.3V		-		
		$P_0 = 320 \text{mW}$		-65		dB
		VDDSPK = 3.3V				
		$P_0 = 860 \text{mW},$		-60		dB
		VDDSPK = 5V				
		$P_0 = 1000 \text{mW},$		-37		dB
		VDDSPK = 5V				
Signal-to-noise ratio	SNR	VDDSPK = 3.3V		98		dB
		VDDSPK=5V		92		dB
Power supply rejection ratio	PSRR	VDDSPK = 3.3V		85		dB
(50Hz - 22kHz)		VDDSPK = 5V (boost)		79		dB
Analog Outputs (RHP / LHP; RS	PKOUT / LSPI	KOUT)	I			
Maximum programmable gain				+6		dB
Minimum programmable gain				-57		dB
Programmable gain step size		Guaranteed monotonic		1		dB
Mute attenuation		1kHz full scale signal		85		dB

Electrical Characteristics, cont'd.

Conditions: VDDC = 1.8V, VDDA = VDDB = VDDSPK = 3.3V, MCLK = 12.288MHz, $T_A = +25$ °C, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
Headphone Output (RHP / LHP wi	th 32 Ω load)					
0dB full scale output voltage				VDDA/3	.3	V _{rms}
Signal-to-noise ratio	SNR	A-weighted		96		dB
Total harmonic distortion ²	THD+N	$R_L = 16\Omega, P_o = 20 \text{mW},$		-84		dB
		VDDA = 3.3V				
		$R_{\rm L} = 32\Omega, P_{\rm o} = 20 {\rm mW},$		-86		dB
		VDDA = 3.3V				
AUXOUT1 / AUXOUT2 with 10kΩ	/ 50pF load					
Full scale output		AUX1BST = 0		VDDA/3	.3	V _{rms}
-		AUX2BST = 0				
		VDDSPK=VDDA				
		AUX1BST = 1	(V	DDA / 3.3)	* 1.5	V _{rms}
		AUX2BST = 1				
		VDDSPK=1.5*VDDA				
Signal-to-noise ratio	SNR			93		dB
Total harmonic distortion ²	THD+N			-86		dB
Channel separation		1kHz signal		104		dB
Power supply rejection ratio	PSRR	VDDSPK = 3.3V		85		dB
(50Hz - 22kHz)		VDDSPK = 5V (boost)		79		dB
Microphone Inputs (LMICP, LMIC	CN, RMICP, I	RMICN, LLIN, RLIN) and Pr	ogrammab	le Gain An	plifier (PG.	A)
Full scale input signal ¹		PGABST = 0dB		1.0		Vrms
		PGAGAIN = 0dB		0		dBV
Programmable gain			-12		35.25	dB
Programmable gain step size		Guaranteed Monotonic		0.75		dB
Mute Attenuation				120		dB
Input resistance		Inverting Input				
		PGA Gain = 35.25 dB		1.6		kΩ
		PGA Gain = 0dB		47		kΩ
		PGA Gain = -12dB		75		kΩ
		Non-inverting Input		94		kΩ
Input capacitance				10		pF
PGA equivalent input noise		0 to 20kHz, Gain set to		120		μV
		35.25dB				
Input Boost Mixer						
Gain boost		Boost disabled		0		dB
		Boost enabled		20		dB
Gain range LLIN / RLIN or LAUXIN / RAUXIN to boost/mixer			-12		6	dB
Gain step size to boost/mixer				3		dB
Auxiliary Analog Inputs (LAUXIN)				5		uD
Full scale input signal ¹		Gain = 0dB		1.0		Vrms
Fun scale input signal		Gain – Oub		0		dBV
Input resistance	1	Aux direct-to-out path, only				
•		Input gain = $+6.0$ dB		20		kΩ
		Input gain $= 0.0$ dB		40		kΩ
		Input gain = -12 dB		159		kΩ
Input capacitance	1			10		pF

Electrical Characteristics, cont'd.

Conditions: VDDC = 1.8V, VDDA = VDDB = VDDSPK = 3.3V, MCLK = 12.88MHz, $T_A = +25^{\circ}$ C, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
Automatic Level Control (ALC) & Limiter: AD(C path only				
Target record level			-22.5		-1.5	dBFS
Programmable gain			-12		35.25	dB
Gain hold time ³	t _{HOLD}	Doubles every gain step, with 16 steps total	0 / 2.6'	7 / 5.33 /	/ 43691	ms
Gain ramp-up (decay) ³	t _{DCY}	ALC Mode ALC = 0	4 / 3	8 / 16 / /	4096	ms
		Limiter Mode ALC = 1	1 /	2/4//1	1024	ms
Gain ramp-down (attack) ³	t _{ATK}	ALC Mode ALC = 0	1 /	2/4//1	1024	ms
		Limiter Mode ALC = 1	0.25	/ 0.5 / 1 /	. / 128	ms
Mute Attenuation				120		dB
Microphone Bias						
Bias voltage	V _{MICBIAS}	See Figure 3), 0.60,0.65, 75, 0.85, or		VDDA VDDA
Bias current source	I _{MICBIAS}			3		mA
Output noise voltage	V _n	1kHz to 20kHz		14		nV/√Hz
Digital Input/Output						
Input HIGH level	V _{IL}		0.7 * VDDB			V
Input LOW level	V _{IH}				0.3 * VDDB	V
Output HIGH level	V _{OH}	$I_{Load} = 1mA$	0.9 * VDDB			V
Output LOW level	V _{OL}	$I_{\text{Load}} = -1 \text{mA}$			0.1 * VDDB	V
Input capacitance				10		pF

Notes

- 1. Full Scale is relative to the magnitude of VDDA and can be calculated as FS = VDDA/3.3.
- 2. Distortion is measured in the standard way as the combined quantity of distortion products plus noise. The signal level for distortion measurements is at 3dB below full scale, unless otherwise noted.
- 3. Time values scale proportionally with MCLK. Complete descriptions and definitions for these values are contained in the detailed descriptions of the ALC functionality.
- 4. With default register settings, SPKVDD should be 1.5xVDDA (but not exceeding maximum recommended operating voltage) to optimize available dynamic range in the AUXOUT1 and AUXOUT2 line output stages. Output DC bias level is optimized for SPKVDD = 5.0Vdc (boost mode) and VDDA = 3.3Vdc.
- 5. Unused analog input pins should be left as no-connection.
- 6. Unused digital input pins should be tied to ground.

Absolute Maximum Ratings

Condition	Min	Max	Units
VDDB, VDDC, VDDA supply voltages	-0.3	+3.61	V
VDDSPK supply voltage (default register configuration)	-0.3	+5.80	v
VDDSPK supply voltage (optional low voltage configuration)	-0.3	+3.61	V
Core Digital Input Voltage range	VSSD – 0.3	VDDC + 0.30	V
Buffer Digital Input Voltage range	VSSD – 0.3	VDDB + 0.30	V
Analog Input Voltage range	VSSA – 0.3	VDDA + 0.30	V
Industrial operating temperature	-40	+85	°C
Storage temperature range	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty.

Operating Conditions

Condition	Symbol	Min	Typical	Max	Units
Digital supply range (Core)	VDDC	1.65		3.60	V
Digital supply range (Buffer)	VDDB	1.65		3.60	V
Analog supply range	VDDA	2.50		3.60	V
Speaker supply (SPKBST=0)	VDDSPK	2.50		5.50	V
Speaker supply (SPKBST=1)	VDDSPK	2.50		5.50	V
Ground	VSSD VSSA VSSSPK		0		v

1. VDDA must be \geq VDDC.

2. VDDB must be \geq VDDC.

Table of Contents

1	GEI	NERAL DESCRIPTION	12
	1.1.1	Analog Inputs	12
	1.1.2	2 Analog Outputs	12
	1.1.3	ADC, DAC, and Digital Signal Processing	13
	1.1.4	Realtime Signal Level Readout and DSP Status	13
	1.1.5	5 Digital Interfaces	13
	1.1.6	Clock Requirements	13
2	POV	WER SUPPLY	
-	2.1.1		
	2.1.2	2 Power Related Software Considerations	14
	2.1.3	3 Software Reset	14
3	INP	PUT PATH DETAILED DESCRIPTIONS	
-	3.1	Programmable Gain Amplifier (PGA)	
	3.1.1	Zero Crossing Example	16
	3.2	Positive Microphone Input (MICP)	16
	3.3	Negative Microphone Input (MICN)	
	3.4	Microphone biasing	
	3.5 3.6	Line/Aux Input Impedance and Variable Gain Stage Topology Left and Right Line Inputs (LLIN and RLIN)	
	3.0 3.7	Auxiliary inputs (LAUXIN, RAUXIN)	
	3.8	ADC Mix/Boost Stage	
	3.9	Input Limiter / Automatic Level Control (ALC)	
	3.9.1	Normal Mode Example Operation	21
	3.9.2	2 ALC Parameter Definitions	22
	3.10	ALC Peak Limiter Function	23
	3.10	.1 ALC Normal Mode Example Using ALC Hold Time Feature	23
	3.11	Noise Gate (Normal Mode Only)	
	3.12	ALC Example with ALC Min/Max Limits and Noise Gate Operation	
	3.12		
4			
4	4.1	C DIGITAL BLOCK Sampling / Oversampling Rate, Polarity Control, Digital Passthrough	
	4.1	ADC Digital Volume Control and Update Bit Functionality	
	4.3	ADC Programmable High Pass Filter	
	4.4	Programmable Notch Filter	
5	DA	C DIGITAL BLOCK	
	5.1	DAC Soft Mute	
	5.2	DAC AutoMute	
	5.3	DAC Sampling / Oversampling Rate, Polarity Control, Digital Passthrough	
	5.4 5.5	DAC Digital Volume Control and Update Bit Functionality DAC Automatic Output Peak Limiter / Volume Boost	
	5.6	5-Band Equalizer	
	5.7	3D Stereo Enhancement	
	5.8	Companding	

5.9	μ-law	
5.10	A-law	
5.11	8-bit Word Length	
6 Al	NALOG OUTPUTS	
6.1	Main Mixers (LMAIN MIX and RMAIN MIX)	35
6.2	Auxiliary Mixers (AUX1 MIXER and AUX2 MIXER)	35
6.3	Right Speaker Submixer	
6.4	Headphone Outputs (LHP and RHP)	
6.5	Speaker Outputs	
6.6	Auxiliary Outputs	
7 M	ISCELLANEOUS FUNCTIONS	
7.1	Slow Timer Clock	
7.2	General Purpose Inputs and Outputs (GPIO1, GPIO2, GPIO3) and Jack Detection	
7.3	Automated Features Linked to Jack Detection	
8 CI	LOCK SELECTION AND GENERATION	40
8.1	Phase Locked Loop (PLL) General Description	41
8.1	.1 Phase Locked Loop (PLL) Design Example	42
8.2	CSB/GPIO1 as PLL output	
	ONTROL INTERFACES	
9.1	Selection of Control Mode	
9.2	2-Wire-Serial Control Mode (I ² C Style Interface)	
9.3	2-Wire Protocol Convention	
9.4	2-Wire Write Operation	
9.5	2-Wire Read Operation	
9.6	SPI Control Interface Modes	
9.7	SPI 3-Wire Write Operation	
9.8	SPI 4-Wire 24-bit Write and 32-bit Read Operation	
9.9	SPI 4-Wire Write Operation	
9.10	SPI 4-Wire Read Operation	
9.11	Software Reset	47
10 DI	GITAL AUDIO INTERFACES	
10.1	Right-Justified Audio Data	
10.2	Left-Justified Audio Data	48
10.3	I ² S Audio Data	49
10.4	PCM A Audio Data	
10.5	PCM B Audio Data	
10.6	PCM Time Slot Audio Data	
10.7	Control Interface Timing	
10.8	Audio Interface Timing:	54
11 AI	PPLICATION INFORMATION	
11.1	Typical Application Schematic	
11.2	Recommended power up and power down sequences	57
11.	2.1 Power Up (and after a software generated register reset) Procedure Guidance	57
11.	2.2 Power Down	
11.		
11.3	Power Consumption	60
11.4	Supply Currents of Specific Blocks	
	PPENDIX A: DIGITAL FILTER CHARACTERISTICS	

nuvoTon

13	APPENDIX B: COMPANDING TABLES	67
13	3.1 μ-Law / A-Law Codes for Zero and Full Scale	67
13	3.2 μ-Law / A-Law Output Codes (Digital mW)	67
14	APPENDIX C: DETAILS OF REGISTER OPERATION	68
15	APPENDIX D: REGISTER OVERVIEW	88
16	PACKAGE DIMENSIONS	90
17	ORDERING INFORMATION	91

1 General Description

The NAU8822L is an upgrade to the WAU8822, and delivers reduced out-of-band noise energy, improved ALC and DSP signal processing, read-out capability of realtime signal level, readout of DSP status, and added controls for industry leading pop/click noise management. Additionally, handling of settings for 5-volt and 3-volt operation are simplified, and all registers unique to Nuvoton are moved to higher addresses. This makes the part a direct hardware and software drop-in replacement for common industry parts.

The NAU8822L is a stereo part with identical left and right channels that share common support elements. Additionally, the right channel auxiliary output path includes a dedicated submixer that supports mixing the right auxiliary input directly into the right speaker output driver. This enables the right speaker channel to output audio that is not present on any other output.

1.1.1 Analog Inputs

All inputs, except for the wide range programmable amplifier (PGA), have available analog input gain conditioning of -15dB through +6dB in 3dB steps. All inputs also have individual muting functions with excellent channel isolation and off-isolation from all outputs. All inputs are suitable for full quality, high bandwidth signals.

Each of the left-right stereo channels includes a low noise differential PGA amplifier, programmable for high-gain input. This may be used for a microphone level through line level source. Gain may be set from +35.25db through -12dB at the analog difference-amplifier type programmable amplifier input stage. A separate additional 20dB analog gain is available on this input path, between the PGA output and ADC mixer input. The output of the ADC mixer may be routed to the ADC and/or analog bypass to the analog output sections.

Each channel also has a line level input. This input may be routed to the input PGA, and/or directly to the ADC input mixer.

Each channel has a separate additional auxiliary input. This is a line level input which may be routed the ADC input mixer and/or directly to the analog output mixers.

1.1.2 Analog Outputs

There are six high current analog audio outputs. These are very flexible outputs that can be used individually or in stereo pairs for a wide range of end uses. However, these outputs are optimized for specific functions and are described in this section using the functional names that are applicable to those optimized functions.

Each output receives its signal source from built-in analog output mixers. These mixers enable a wide range of signal combinations, including muting of all sources. Additionally, each output has a programmable gain function, output mute function, and output disable function.

The RHP and LHP headphone outputs are optimized for driving a stereo pair of headphones, and are powered from the main analog voltage supply rail, VDDA. These outputs may be coupled using traditional DC blocking series capacitors. Alternatively, these may be configured in a no-capacitor DC coupled design using a virtual ground at ½ VDDA provided by an AUXOUT analog output operating in the non-boost output mode.

The AUXOUT1 and AUXOUT2 analog outputs are powered from the VDDSPK supply rail and VSSSPK ground return path. The supply rail may be the same as VDDA, or may be a separate voltage up to 5.5Vdc. This higher voltage enables these outputs to have an increased output voltage range and greater output power capability.

The RSPKOUT and LSPKOUT loudspeaker outputs are powered from the VDDSPK power supply rail and VSSGND ground return path. LSPKOUT receives its audio signal via an additional submixer. This submixer supports combining a traditional alert sound (from the RAUXIN input) with the right channel headphone output mixer signal. This submixer also provides the signal invert function that is necessary for the normal BTL (Bridge Tied Load) configuration used to drive a high power external loudspeaker. Alternatively, each loudspeaker output may be used individually as a separate high current analog output driver.

A programmable low-noise MICBIAS microphone bias supply output is included. This is suitable for both conventional electret (ECM) type microphone, and to power the newer MEMS all-silicon type microphones.

1.1.3 ADC, DAC, and Digital Signal Processing

Each left and right channel has an independent high quality ADC and DAC associated with it. These are high performance, 24-bit delta-sigma converters that are suitable for a very wide range of applications.

The ADC and DAC functions are each individually supported by powerful analog mixing and routing. The ADC output may be routed to the digital output path and/or to the input of the DAC in a digital passthrough mode. The ADC and DAC blocks are also supported by advanced digital signal processing subsystems that enable a very wide range of programmable signal conditioning and signal optimizing functions. All digital processing is with 24-bit precision, as to minimize processing artifacts and maximize the audio dynamic range supported by the LL.

The ADCs are supported by a wide range, mixed-mode Automatic Level Control (ALC), a high pass filter, and a notch filter. All of these features are optional and highly programmable. The high pass filter function is intended for DC-blocking or low frequency noise reduction, such as to reduce unwanted ambient noise or "wind noise" on a microphone input. The notch filter may be programmed to greatly reduce a specific frequency band or frequency, such as a 50Hz, 60Hz, or 217Hz unwanted noise.

The DACs are supported by a programmable limiter/DRC (Dynamic Range Compressor). This is useful to optimize the output level for various applications and for use with small loudspeakers. This is an optional feature that may be programmed to limit the maximum output level and/or boost an output level that is too small.

Digital signal processing is also provided for a 3D Audio Enhancement function, and for a 5-Band Equalizer. These features are optional, and are programmable over wide ranges. This pair of digital processing features may be applied jointly to either the ADC audio path or to the DAC audio path, but not to both paths simultaneously.

1.1.4 Realtime Signal Level Readout and DSP Status

In addition to general read-back ability of all its registers, the NAU8822L includes powerful capabilities to readback signal related DSP information not possible with almost any other CODEC. In conjunction with the ALC, the software by means of the readback function can determine the realtime signal level at the inputs, as well as the realtime actual gain setting being used by the ALC. Additionally, other signal related information can also be determined, such as the Noise Gate on/off status and Automute/Softmute function status. These greatly enhance both the ability to optimize software and to enhance dynamic end product functionality.

1.1.5 Digital Interfaces

Command and control of the device is accomplished using a 2-wire/3-wire/4-wire serial control interface. This is a simple, but highly flexible interface that is compatible with many commonly used command and control serial data protocols and host drivers.

Digital audio input/output data streams are transferred to and from the device separately from command and control. The digital audio data interface supports either I2S or PCM audio data protocols, and is compatible with commonly used industry standard devices that follow either of these two serial data formats.

1.1.6 Clock Requirements

The clocking signals required for the audio signal processing, audio data I/O, and control logic may be provided externally, or by optional operation of a built-in PLL (Phase Locked Loop).

The PLL is provided as a low cost, zero external component count optional method to generate required clocks in almost any system. The PLL is a fractional-N divider type design, which enables generating accurate desired audio sample rates derived from a very wide range of commonly available system clocks.

The frequency of the system clock provided as the PLL reference frequency may be any stable frequency in the range between 8MHz and 33MHz. Because the fractional-N multiplication factor is a very high precision 24-bit value, any desired sample rate supported by the NAU8822L can be generated with very high accuracy, typically limited by the accuracy of the external reference frequency. Reference clocks and sample rates outside of these ranges are also possible, but may involve performance tradeoffs and increased design verification.

2 **Power Supply**

This device has been designed to operate reliably using a wide range of power supply conditions and poweron/power-off sequences. There are no special requirements for the sequence or rate at which the various power supply pins change. Any supply can rise or fall at any time without harm to the device. However, pops and clicks may result from some sequences. Optimum handling of hardware and software power-on and power-off sequencing is described in more detail in the Applications section of this document.

2.1.1 Power-On Reset

The NAU8822L does not have an external reset pin. The device reset function is automatically generated internally when power supplies are too low for reliable operation. The internal reset is generated any time that either VDDA or VDDC is lower than is required for reliable maintenance of internal logic conditions. The reset threshold voltage for VDDA and VDDC is approximately 1.4Vdc. If both VDDA and VDDC are being reduced at the same time, the threshold voltage may be slightly lower. Note that these are much lower voltages than are required for normal operation of the chip. These values are mentioned here as general guidance as to overall system design.

If either VDDA or VDDC is below its respective threshold voltage, an internal reset condition is asserted. During this time, all registers and controls are set to the hardware determined initial conditions. Software access during this time will be ignored, and any expected actions from software activity will be invalid.

When both VDDA and VDDC reach a value above their respective thresholds, an internal reset pulse is generated which extends the reset condition for an additional time. The duration of this extended reset time is approximately 50 microseconds, but not longer than 100 microseconds. The reset condition remains asserted during this time. If either VDDA or VDDC at any time becomes lower than its respective threshold voltage, a new reset condition will result. The reset condition will continue until both VDDA and VDDC again higher than their respective thresholds. After VDDA and VDDC are again both greater than their respective threshold voltage, a new reset pulse will be generated, which again will extend the reset condition for not longer than an additional 100 microseconds.

2.1.2 Power Related Software Considerations

There is no direct way for software to determine that the device is actively held in a reset condition. If there is a possibility that software could be accessing the device sooner than 100 microseconds after the VDDA and VDDC supplies are valid, the reset condition can be determined indirectly. This is accomplished by writing a value to any register other than register 0x00, with that value being different than the power-on reset initial values. The optimum choice of register for this purpose may be dependent on the system design, and it is recommended the system engineer choose the register and register test bit for this purpose. After writing the value, software will then read back the same register. When the register test bit reads back as the new value, instead of the power-on reset initial value, software can reliably determine that the reset condition has ended.

Although it is not required, it is strongly recommended that a Software Reset command should be issued after power-on and after the power-on reset condition is ended. This will help insure reliable operation under every power sequencing condition that could occur.

If there is any possibility that VDDA or VDDC could be unreliable during system operation, software may be designed to monitor whether a power-on reset condition has happened. This can be accomplished by writing a test bit to a register that is different from the power-on initial conditions. This test bit should be a bit that is never used for any other reason, and does not affect desired operation in any way. Then, software at any time can read this bit to determine if a power-on reset condition has occurred. If this bit ever reads back other than the test value, then software can reliably know that a power-on reset event has occurred. Software can subsequently re-initialize the device and the system as required by the system design.

2.1.3 Software Reset

All chip registers can be reset to power-on default conditions by writing any value to register 0, using any of the control modes. Writing valid data to any other register disables the reset, but all registers need to have the correct operating data written. See the applications section on powering NAU8822L up for information on avoiding pops and clicks after a software reset.

3 Input Path Detailed Descriptions

The NAU8822L provides multiple inputs to acquire and process audio signals from microphones or other sources with high fidelity and flexibility. There are left and right input paths, each with three input pins, which can be used to capture signals from single-ended, differential or dual-differential microphones. These input channels each include a programmable gain amplifier (PGA). The outputs of the PGAs, plus two additional auxiliary inputs, are then connected to the input boost/mix stages for maximum flexibility handling various signal sources.

All inputs are maintained at a DC bias at approximately ½ of the AVDD supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.

Differential microphone input (MICN & MICP pins) and Programmable Gain Amplifier

The NAU8822L features a low-noise, high common mode rejection ratio (CMRR), differential microphone input pair, MICP and MICN, which are connected to a PGA gain stage. The differential input structure is essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as in portable digital media devices and cell phones. Differential inputs very useful to reduce ground noise in systems in which there are ground voltage differences between different chips and other components. When properly implemented, the differential input architecture offers an improved power-supply rejection ratio (PSRR) and higher ground noise immunity.

3.1 Programmable Gain Amplifier (PGA)

Each PGA supports three possible inputs, MICP, MICN, and LIN. These are the microphone differential pair and a separate line level input. The PGA has a gain range of -12dB through +35.25dB in evenly spaced decibel increments of 0.75dB. Operation of the PGA is subject to control by the following registers:

- R2 Power management controls for the left and right PGA
- R2 Power management controls for ADC Mix/Boost (must be "on" for any PGA path to function)
- R7 Zero crossing timeout control
- R32 Automatic Level Control (ALC) for the left and right PGA
- R44 Input selection options for the left and right PGA
- R45 Volume (gain), mute, update bit, and zero crossing control for the left PGA
- R46 Volume (gain), mute, update bit, and zero crossing control for the right PGA

Important: The R45 and R46 update bits are write-only bits. The primary intended purpose of the update bit is to enable simultaneous changes to both the left and right PGA volume values, even though these values must be written sequentially. When there is a write operation to either R45 or R46 volume settings, but the update bit is not set (value = 0), the new volume setting is stored as pending for the future, but does not go into effect. When there is a write operation to either R45 or R46 and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and any pending value in the other PGA volume register is put into effect at the same time.


Note: If the ALC automatic level control is enabled, the function of the ALC is to automatically adjust the R45 or R46 volume setting. If ALC is enabled for the left or right, or both channels, then software should avoid changing the volume setting for the affected channel or channels. The reason for this is to avoid unexpected volume changes caused by competition between the ALC and the direct software control of the volume setting.

Zero-Crossing controls are implemented to suppress clicking sounds that may occur when volume setting changes take place while an audio input signal is active. When the zero crossing function is enabled (logic = 1), any volume change for the affected channel will not take place until the audio input signal passes through the zero point in its peak-to-peak swing. This prevents any instantaneous voltage change to the audio signal caused by volume setting changes. If the zero crossing function is disabled (logic = 0), volume changes take place instantly on condition of the Update Bit, but without regard to the instantaneous voltage level of the affected audio input signal.

The R7 zero crossing timeout control is an additional feature to limit the amount of time that a volume change to the PGA is delayed pending a zero crossing event. If the input signal is such that there are no zero crossing events, and the timeout control is enabled (level = 1), any new volume setting to either PGA will automatically be put into effect after between 2.5 and 3.5 periods of the Slow Timer Clock (see description under "Miscellaneous Functions").

3.1.1 Zero Crossing Example

This drawing shows in a graphical form the problem and benefits of using the zero crossing feature. There is a major audible improvement as a result of using the zero crossing feature.








Figure 3: PGA Input Structure Simplified Schematic

3.2 Positive Microphone Input (MICP)

The positive (non-inverting) microphone input (MICP) can be used separately, or as part of a differential input configuration. This input pin connects to the positive (non-inverting) terminal of the PGA amplifier under control of register R44. When the R44 associated control bit is set (logic = 1), a switch connects MICP to the PGA input. When the associated control bit is not set (logic = 0), the MICP pin is connected to a resistor of approximately $30k\Omega$ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MICP pin close to VREF at all times.

Note: If the MICP signal is not used differentially with MICN, the PGA gain values will be valid only if the MICN pin is terminated to a low impedance signal point. This termination should normally be an AC coupled path to signal ground.

This input impedance is constant regardless of the gain value. The nominal input impedance for this input is given by the following table. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

Nominal Input Impedance	Gain (dB)	Impedance (kΩ)
	-12	94
	-9	94
LMICP & RMICP to	-6	94
non-inverting PGA input	-3	94
	0	94
or	3	94
LLIN & RLIN to	6	94
non-inverting PGA input	9	94
	12	94
	18	94
	30	94
	35.25	94



3.3 Negative Microphone Input (MICN)

The negative (inverting) microphone input (MICN) can be used separately, or as part of a differential input configuration. This input pin connects to the negative (inverting) terminal of the PGA amplifier under control of register R44. When the R44 associated control bit is set (logic = 1), a switch connects MICP to the PGA input. When the associated control bit is not set (logic = 0), the MICN pin is connected to a resistor of approximately $30k\Omega$ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MICN pin close to VREF at all times.

It is important for a system designer to know that the MICN input impedance varies as a function of the selected PGA gain. This is normal and expected for a difference amplifier type topology. The nominal resistive impedance values for this input over the possible gain range are given by the following table. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

Nominal Input Impedance	Gain (dB)	Impedance (kΩ)
	-12	75
	-9	69
	-6	63
LMICN or RMICN to inverting PGA input	-3	55
	0	47
	3	39
	6	31
	9	25
	12	19
	18	11
	30	2.9
	35.25	1.6

Table 2: Microphone Inverting Input Impedances

System designers should also note that at the highest gain values, the input impedance is relatively low. For most inputs, the best strategy if higher gain values are needed is to use the input PGA in combination with the +20dB gain boost available on the PGA Mix/Boost stage that immediately follows the PGA output. A good guideline is to use the PGA gain for up to around 20dB of gain. If more gain than this is required and the lower input impedance of the PGA at high gains is a problem, a combination of the PGA and boost stage should be used. In this type of combined gain configuration, it is preferred to have at least 6dB gain at the PGA input stage to benefit from the PGA low noise characteristics.

3.4 Microphone biasing

The MICBIAS pin provides a low-noise microphone DC bias voltage as may be required for operation of an external microphone. This built-in feature can typically provide up to 3mA of microphone bias current. This DC bias voltage is suitable for powering either traditional ECM (electret) type microphones, or for MEMS types microphones with an independent power supply pin.

Seven different bias voltages are available for optimum system performance, depending on the specific application. The microphone bias pin normally requires an external filtering capacitor as shown on the schematic in the Application section. The microphone bias function is controlled by the following registers:

- R1 Power control for MICBIAS feature (enabled when bit 4 = 1)
- R58 Optional low-noise mode and different bias voltage levels (enabled when bit 4 = 1)
- R44 Primary MICBIAS voltage selection

The low-noise feature results in greatly reduced noise in the external MICBIAS voltage by placing a resistor of approximately 200-ohms in series with the output pin. This creates a low pass filter in conjunction with the external micbias filter capacitor, but without any additional external components. The low noise feature is enabled when the mode control bit 4 in register R58 is set (level = 1)




Figure 4: Microphone Bias Generator

3.5 Line/Aux Input Impedance and Variable Gain Stage Topology

Except for the input PGAs, other variable gain stages are implemented similarly to the simplified schematic shown here. The gain value changes affect input impedance in the ranges detailed in the description of each type of input path. If a path is in the "not selected" condition, then the input impedance will be in a high impedance condition. If an external input pin is not used anywhere in the system, it will be coupled to a DC tie-off of approximately $30k\Omega$ coupled to VREF. The unused input/output tie-off function is explained in more detail in the Application Information section of this document.




Figure 5: Variable Gain Stage Simplified Schematic

The input impedance presented to these inputs depends on the input routing choices and gain values. If an input is routed to more than one internal input node, then the effective input impedance will be the parallel combination of the impedance of the multiple nodes that are used. The impedance looking into the PGA non-inverting input is constant as listed in the section discussing the microphone input PGAs. The nominal resistive input impedances looking into the ADC Mix/Boost input inputs are listed in the following table:

Inputs	Gain (dB)	Impedance (kΩ)
	Not Selected	High-Z
LAUXIN & RAUXIN to L/RADC MIX/BOOST amp or	-12	159
	-9	113
	-6	80
	-3	57
LLIN & RLIN to	0	40
L/RADC MIX/BOOST amp	3	28
-	6	20

	Table 3:	MIX/BOOST	Amp In	pedances
--	----------	-----------	--------	----------

The nominal resistive input impedances presented to signal pins that are directly routed to an output mixer are listed in the following table. If an input is connected to other active nodes, then this value is in parallel with the resistive input impedance of any such other node.

Inputs	Gain (dB)	Impedance (kΩ)
	-15	225
LAUXIN & RAUXIN to	-12	159
bypass amp	-9	113
0-	-6	80
Or	-3	57
RAUXIN to	0	40
RSPK SUBMIXER amp	3	28
	6	20

 Table 4: Bypass Amp and RSPK SUBMIXER Input Impedances

3.6 Left and Right Line Inputs (LLIN and RLIN)

A third possible input to the left or right PGA is an optional associated LIN left or right line level input. These inputs may be routed to the PGA non-inverting input, and/or connect directly to the ADC Mixer/Boost stage. If routed to the PGA, this signal is processed as an alternate pin for the MICP signal. LIN may be received differentially in relation to the MICN pin and has available the same gain range as for MICP. As in the operational case of using the MICP input, the MICN input must have a low impedance path to signal ground, so that the gain values chosen in the PGA are valid.

Note: It <u>not</u> recommended that both the LIN line input path to the PGA and the MICP path to the PGA be enabled at the same time. This will cause the differential gain to be unbalanced, and result in poor common mode rejection. Also, this will result in the LIN and MICP signals being connected together through internal chip resistors.

The line input pins, may alternatively be configured to operate as a GPIO (General Purpose Input/Output) logic input pin. This intended purpose is static logic voltage level sensing to determine if a headset is present or not as part of a physical detection of a possible external headset. Only one GPIO pin at any one time can be assigned for this purpose.

Registers that affect operation of the LLIN and RLIN inputs are:

- R2 ADC Mix/Boost power control (must be "on" for any LIN path to function)
- R9 GPIO selection for headset detect function
- R44 PGA input selection control bits
 - If selected, all other PGA control registers (see PGA description)
- R47 Left line input ADC Mix/Boost volume and mute (bits 4, 5, and 6)
- R48 Right line input ADC Mix/Boost volume and mute (bits 4, 5, and 6)

3.7 Auxiliary inputs (LAUXIN, RAUXIN)

The left and right channels each have an additional input that is separate from the programmable amplifier stage. These are the left and right auxiliary inputs, LAUXIN and RAUXIN. These inputs may be routed to either or both the associated ADC Mix/Boost stage, or the associated LCH MIX or RCH MIX output mixer.

The RAUXIN input may additionally be routed to the Right Speaker Submixer in the analog output section. This path enables a sound to be output from the LSPKOUT speaker output, but without being audible anywhere else in the system. One purpose of this path is to support a traditional "beep" sound, such as from a microprocessor toggle bit. This is a historical application scenario which is now uncommon.

The auxiliary inputs are affected by the following registers:

ADC Mix/Boost if used (see ADC Mix/Boost section) LCH MIXER or RCH MIXER if used (see output mixer section) BEEP MIXER if used (see Beep Mixer section) Note: no power control registers affect only the auxiliary inputs

The input impedance presented to these inputs depends on the input routing choices and gain values. If an input is routed to more than one internal input node, then the effective input impedance will be the parallel combination of the impedance of the multiple nodes that are used. The input impedances presented to these inputs are the same as those listed for the LLIN and RLIN inputs.

3.8 ADC Mix/Boost Stage

The left and right channels each have an independent ADC Mix/Boost stage. Most analog input signals must pass through the ADC Mix/Boost stage before use anywhere else in this device. The only analog inputs that can completely bypass the ADC Mix/Boost stage are the LAUXIN and RAUXIN auxiliary inputs.

The ADC mixer stage has three inputs, AUX, LIN, and PGA. The AUX input is for the associated auxiliary input, and the LIN is for the associated line input. The PGA input is an internal connection to the associated programmable gain amplifier servicing the microphone and line inputs.

All three inputs to the ADC Mix/Boost stage can be independently muted, and all three inputs have independent gain controls. The AUX and LIN inputs have an available gain range of -12dB through +6dB in 3dB steps. The PGA input path has a choice of 0dB or 20dB of gain in addition to the gain in the PGA.

Registers that affect the ADC Mix/Boot stage are:

- R2 Power control for left and right channels
- R45 mute function for left channel PGA (bit 6 = 0 = muted condition)
- R46 mute function for right channel PGA (bit 6 = 0 = muted condition)
- R47 gain and mute control for left channel AUX and LIN
- R48 gain and mute control for right channel AUX and LIN

3.9 Input Limiter / Automatic Level Control (ALC)

The input section of the NAU8822L is supported by additional combined digital and analog functionality which implement an Automatic Level Control (ALC) function. This can be very useful to automatically manage the analog input gain to optimize the signal level at the output of the programmable amplifier. The ALC can automatically amplify input signals that are too small, or decrease the amplitude if the signals are too loud. This system also helps to prevent clipping (overdrive) at the input of the ADC while maximizing the full dynamic range of the ADC.

The ALC may be operated in the normal mode just described, on in a special limiter mode of operation. The limiter mode is a faster mode of operation, the primary purpose of which is to limit too-loud signals. The limiter mode of operation is described after this section which provides details on the normal mode of operation.

The functional block architecture for the ALC is shown below. The ALC monitors the output of the ADC, measured after the digital decimator. The ADC output is fed into a peak detector, which updates the measured peak value whenever the absolute value of the input signal is higher than the current measured peak. The measured peak gradually decays to zero unless a new peak is detected, allowing for an accurate measurement of the signal envelope. The peak value is used by a logic algorithm to determine whether the PGA input gain should be increased, decreased, or remain the same.




Figure 6: ALC Block Diagram

3.9.1 Normal Mode Example Operation

Immediately following is a simple example of the ALC operation. In the steady state at the beginning of the example time sequence, the PGA gain is at a steady value which results in the desired output level from the ADC. When the input signal suddenly becomes louder, the ALC reduces volume at a register determined rate and step size. This continues until the output level of the ADC is again at the desired target level. When the input signal suddenly becomes quiet, the ALC increases volume at a register determined rate and step size. When the output level from the ADC again reaches the target level, and now the input remains at a constant level, the ALC remains in a steady state.




Figure 7: ALC Normal Mode Operation

3.9.2 ALC Parameter Definitions

Automatic level and volume control features are complex and have difficult to understand traditional names for many features and controls. This section defines some terms so that the explanations of this subsystem are more clear.

<u>ALC Maximum Gain:</u> Register 32 (ALCMXGAIN) This sets the maximum allowed gain in the PGA during normal mode ALC operation. In the Limiter mode of ALC operation, the ALCMXGAIN value is not used. In the Limiter mode, the maximum gain allowed for the PGA is set equal to the pre-existing PGA gain value that was in effect at the moment in time that the Limiter mode is enabled.

<u>ALC Minimum Gain</u>: Register 32 (ALCMNGAIN) This sets the minimum allowed gain in the PGA during all modes of ALC operation. This is useful to keep the AGC operating range close to the desired range for a given application scenario.

<u>ALC Target Value</u>: Register 33 (ALCSL) Determines the value used by the ALC logic decisions comparing this fixed value with the output of the ADC. This value is expressed as a fraction of Full Scale (FS) output from the ADC. Depending on the logic conditions, the output value used in the comparison may be either the instantaneous value of the ADC, or otherwise a time weighted average of the ADC peak output level.

<u>ALC Attack Time</u>: Register 34 (ALCATK) Attack time refers to how quickly a system responds to an increasing volume level that is greater than some defined threshold. Typically, attack time is much faster than decay time. In the NAU8822L, when the absolute value of the ADC output exceeds the ALC Target Value, the PGA gain will be reduced at a step size and rate determined by this parameter. When the peak ADC output is at least 1.5dB lower than the ALC Target Value, the stepped gain reduction will halt.

<u>ALC Decay Time</u>: Register 34 (ALCDCY) Decay time refers to how quickly a system responds to a decreasing volume level. Typically, decay time is much slower than attack time. When the ADC output level is below the ALC Target value by at least 1.5dB, the PGA gain will increase at a rate determined by this parameter. The decay time constant is determined by the setting in register 34, bits 4 to 7 (ALCDCY), which sets the delay between increases in gain. In Limiter mode, the time constants are faster than in ALC mode. (See Detailed Register Map.)

<u>ALC Hold Time Register</u> 33 (ALCHLD) Hold time refers to a duration of time when no action is taken. This is typically to avoid undesirable sounds that can happen when an ALC responds too quickly to a changing input signal. The use and amount of hold time is very application specific. In the NAU8822L, the hold time value is the duration of time that the ADC output peak value must be less than the target value before there is an actual gain increase.

3.10 ALC Peak Limiter Function

To reduce clipping and other bad audio effects, all ALC modes include a peak limiter function. This implements an emergency PGA gain reduction when the ADC output level exceeds a built-in maximum value. When the ADC output exceeds 87.5% of full scale, the ALC block ramps down the PGA gain at the maximum ALC Attack Time rate, regardless of the mode and attack rate settings, until the ADC output level has been reduced below the emergency limit threshold. This limits ADC clipping if there is a sudden increase in the input signal level.

3.10.1 ALC Normal Mode Example Using ALC Hold Time Feature

Input signals with different characteristics (e.g., voice vs. music) may require different settings for this parameter for optimum performance. Increasing the ALC hold time prevents the ALC from reacting too quickly to brief periods of silence such as those that may appear in music recordings; having a shorter hold time, may be useful in voice applications where a faster reaction time helps to adjust the volume setting for speakers with different volumes. The waveform below shows the operation of the ALCHLD parameter.





Figure 8: ALC Hold Delay Change

3.11 Noise Gate (Normal Mode Only)

A noise gate threshold prevents ALC amplification of noise when there is no input signal, or no signal above an expected background noise level. The noise gate is enabled by setting register 35, bit 3 (NGEN), HIGH, and the threshold level is set in register 35, bits 0 to 2 (NGTH). This does not remove noise from the signal; when there is no signal or a very quiet signal (pause) composed mostly of noise, the ALC holds the gain constant instead of amplifying the signal towards the target threshold. The NAU8822L accomplishes this by comparing the input signal level against the noise gate threshold. The noise gate only operates in conjunction with the ALC and only in Normal mode. The noise gate is asserted when:

Equation 1: (Signal at ADC – PGA gain – MIC Boost gain) < NGTH (Noise Gate Threshold Level)










Figure 10: Noise Gate Operation

3.12 ALC Example with ALC Min/Max Limits and Noise Gate Operation

The drawing below shows the effects of ALC operation over the full scale signal range. The drawing is color coded to be more clear as follows:

Blue Original Input signal (linear line from zero to maximum)

Green PGA gain value over time (inverse to signal in target range)

Red Output signal (held to a constant value in target range)




Figure 11: ALC Response Envelope

3.12.1 ALC Register Map Overview

ALC can be enabled for either or both the left and right ADC channels. All ALC functions and mode settings are common to the left and right channels. When either the right or left PGA is disabled, the respective PGA will remain at the most recent gain value as set by the ALC. Registers that control the ALC features and functions are:

- R32 Enable left/right ALC functions; set maximum gain, minimum gain
- R33 ALC hold time, ALC target signal level
- R34 ALC limiter mode selection, attack parameters, decay parameters
- R35 Enable noise gate, noise gate parameters
- R70 Selection of signal level averaging options and ALC table options
- R70 Realtime readout of left channel gain value in use by ALC (same as left in stereo operation)
- R71 Realtime readout of right channel gain value in use by ALC (same as right in stereo operation)
- R76 Realtime readout of input signal level from averaging peak-to-peak input signal detector
- R77 Realtime readout of input signal level from averaging input signal peak detector

The following table shows some of the ALC parameter values and their ranges. The complete list of settings and values is included in the Detailed Register Map.

Parameter	Register	Bits	Name	Default		Programmable Range
				Setting	Value	
Minimum Gain of PGA	32	0-2	ALCMING AIN	000	-12dB	Range: -12dB to +30dB @ 6dB increments
Maximum Gain of PGA	32	3-5	ALCMAXG AIN	111	35.25dB	Range: -6.75dB to +35.25dB @ 6dB increments
ALC Function	32	7-8	ALCEN	00	Disabled	00 = Disable 01 = Enable right channel 10 = Enable left channel 11 = Enable both channels
ALC Target Level	33	0-3	ALCLVL	1011	-6dBFS	Range: -22.5dB to -1.5dBFS @ 1.5dB increments
ALC Hold Time	33	4-7	ALCHLD	0000	0ms	Range: 0ms to 1024ms at 1010 and above (times are for 0.75dB steps, and double with every step)
ALC Attack time	34	0-3	ALCATK	0010	500µs	ALCM=0 - Range: 125µs to 128ms ALCM=1 - Range: 31µs to 32ms (times are for 0.75dB steps, and double with every step)
ALC Decay Time	34	4-7	ALCDCY	0011	4ms	ALCM = 0 - Range: 500µs to 512ms ALCM = 1 - Range: 125µs to 128ms (times are for 0.75dB steps, and double with every step)
Limiter Function	34	8	ALCMODE	0	Disabled	0 = ALC mode 1 = Limiter mode

Table 5: Registers associated with ALC and Limiter Control

3.13 Limiter Mode

When register 34, bit 8, is HIGH and ALC is enabled in register 32, bits 7-8 (ALCEN), the ALC block operates in limiter mode. In this mode, the PGA gain is constrained to be less than or equal to the PGA gain setting when the limiter mode is enabled. In addition, attack and decay times are faster in limiter mode than in normal mode as indicated by the different lookup tables for these parameters for limiter mode. The following waveform illustrates the behavior of the ALC in limiter mode in response to changes in various ALC parameters.





Figure 12: ALC Limiter Mode Operation

4 ADC Digital Block



The ADC digital block performs 24-bit analog-to-digital conversion and signal processing, making available a high quality audio sample stream the audio path digital interface. This block consists of a sigma-delta modulator, digital decimator/ filter, 5-band graphic equalizer, 3D effects, high pass filter, and a notch filter. The equalizer and 3D audio function block is a single resource that may be used by either the ADC or DAC, but not both at the same time. The ADC coding scheme is in twos complement format and the full-scale input level is proportional to VDDA. With a 3.3V supply voltage, the full-scale level is $1.0V_{RMS}$.

Registers that affect the ADC operation are:

- R2 Power management enable/disable left/right ADC
- R5 Digital passthrough of ADC output data into DAC input
- R7 Sample rate indication bits (affect filter frequency scaling)
- R14 Oversampling, polarity inversion, and filter controls for left/right ADC
- R14 ADC high pass filter Audio Mode or Application Mode selection
- R15 Left channel ADC digital volume control and update bit function
- R16 Right channel ADC digital volume control and update bit function

4.1 Sampling / Oversampling Rate, Polarity Control, Digital Passthrough

The audio sample rate of the ADC is determined entirely by the IMCLK internal Master Clock frequency, which is 128 times the base audio sample rate. A technique known as oversampling is used to improve noise and distortion performance of the ADC, but this does not affect the final audio sample rate. The default oversampling rate of the ADC is 64X (64 times the audio sample rate), but this can be changed to 128X for greatly improved audio performance. The higher rate increases power consumption by only approximately three milliwatts per channel, so for most applications, the improved quality is a good choice. There is almost zero increased power to also run the DACs at 128X oversampling, and the best overall quality will be achieved when both the DACs and ADCs are operated at the same oversampling rate.

The polarity of either ADC output signal can be changed independently on either ADC logic output as a feature sometimes useful in management of the audio phase. This feature can help minimize any audio processing that may be otherwise required as the data are passed to other stages in the system.

Digital audio passthrough allows the output of the ADCs to be directly sent to the DACs as the input signal to the DAC for DAC output. In this mode of operation, the output data from the ADCs are still available on the ADCOUT logic pin. However, any external input signal for the DAC will be ignored. The passthrough function is useful for many test and application purposes, and the DAC output may be utilized in any way that is normally supported for the DAC analog output signals.

4.2 ADC Digital Volume Control and Update Bit Functionality

The effective output audio volume of each ADC can be changed using the digital volume control feature. This processes the output of the ADC to scale the output by the amount indicated in the volume register setting. Included is a "digital mute" value which will completely mute the signal output of the ADC. The digital volume setting can range from 0dB through -127dB in 0.5dB steps.

Important: The R15 and R16 update bits are write-only bits. The primary intended purpose of the update bit is to enable simultaneous changes to both the left and right ADC volume values, even though these values must be written sequentially. When there is a write operation to either R15 or R16 volume settings, but the update bit is not set (value = 0), the new volume setting is stored as pending for the future, but does not go into effect. When there is a write operation to either R15 or R16 and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and any pending value in the other ADC volume register is put into effect at the same time.

4.3 ADC Programmable High Pass Filter

Each ADC is optionally supported by a high pass filter in the digital output path. Filter operation and settings are always the same for both left and right channels. The high pass filter has two different operating modes. In the audio mode, the filter is a simple first order DC blocking filter, with a cut-off frequency of 3.7Hz. In the application specific mode, the filter is a second order audio frequency filter, with a programmable cut-off frequency. The cutoff frequency of the high pass filter is scaled depending on the sampling frequency indicated to the system by the setting in Register 7.

Registers that affect operation of the programmable high pass filter are:

R7 Sample rate indication to the system (affects filter coefficient internal scaling)

R14 High-pass enable/disable, operating mode, and cut-off frequency

The following table provides the exact cutoff frequencies with different sample rates as indicated to the system by means of Register 7. The table shows the assumed actual numerical sample rates as determined by the system clocks. Detailed response curves are provided in the Appendix section of this document.

Register 14,	Sample Rate in kHz (FS)									
bits 4 to 6	R7(S	MPLR) = 101	or 100	R7(SMPI	R7(SMPLR) = 011 or 010			R7(SMPLR) = 001 or 000		
(HPF)	8	11.025	12	16	22.05	24	32	44.1	48	
000	82	113	122	82	113	122	82	113	122	
001	102	141	153	102	141	153	102	141	153	
010	131	180	156	131	180	156	131	180	156	
011	163	225	245	163	225	245	163	225	245	
100	204	281	306	204	281	306	204	281	306	
101	261	360	392	261	360	392	261	360	392	
110	327	450	490	327	450	490	327	450	490	
111	408	563	612	408	563	612	408	563	612	

Table 6: High Pass Filter Cut-off Frequencies in Hz (with HPFAM register 14, bit 7 = 1)

4.4 Programmable Notch Filter

Each ADC is optionally supported by a notch filter in the digital output path. Filter operation and settings are always the same for both left and right channels. A notch filter is useful to a very narrow band of audio frequencies in a stop band around a given center frequency. The notch filter is enabled by setting register 27, bit 7 (NFCEN), to 1. The center frequency is programmed by setting registers 27, 28, 29, and 30, bits 0 to 6 (NFA0[13:7], NFA0[6:0], NFA1[13:7], NFA1[6:0]), with two's compliment coefficient values calculated using table ___.

Registers that affect operation of the notch filter are:

R27 Notch filter enable/disable

- R27 Notch filter a0 coefficient high order bits and update bit
- R28 Notch filter a0 coefficient low order bits and update bit
- R29 Notch filter a1 coefficient high order bits and update bit
- $R30\ Notch filter a 1\ coefficient$ low order bits and update bit


Important: The register update bits are write-only bits. The update bit function is important so that all filter coefficients actively being used are changed simultaneously, even though these register values must be written sequentially. When there is a write operation to any of the filter coefficient settings, but the update bit is not set (value = 0), the value is stored as pending for the future, but does not go into effect. When there is a write operation to any coefficient register, and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and any pending coefficient value is put into effect at the same time.

Coefficient values are in the form of 2's-complement integer values, and must be calculated based upon the desired filter properties. The mathematical operations for calculating these coefficients are detailed in the following table.

\mathbf{A}_{0}	A ₁	Notation	Register Value (DEC)
$\frac{1 - \tan\left(\frac{2 \pi f_b}{2 f_s}\right)}{1 + \tan\left(\frac{2 \pi f_b}{2 f_s}\right)}$	$- (1 + A_0) x \cos\left(\frac{2 \pi f_c}{f_s}\right)$	f_c = center frequency (Hz) f_b = -3dB bandwidth (Hz) f_s = sample frequency (Hz)	NFCA0 = $-A_0 \ge 2^{13}$ NFCA1 = $-A_1 \ge 2^{12}$ Note: Values are rounded to the nearest whole number and converted to 2's complement

Table 7: Equations to calculate notch filter coefficients

5 DAC Digital Block



The DAC digital block uses 24-bit signal processing to generate analog audio with a 16-bit digital sample stream input. This block consists of a sigma-delta modulator, digital decimator/filter, and optional 5-band graphic equalizer/3D effects block, and a dynamic range compressor/limiter. The DAC coding scheme is in twos complement format and the full-scale output level is proportional to VDDA. With a 3.3V supply voltage, the full-scale output level is 1.0V_{RMS}.

Registers that affect the DAC operation are:

- R3 Power management enable/disable left/right DAC
- R5 Digital passthrough of ADC output data into DAC input
- R7 Sample rate indication bits (affect filter frequency scaling)
- R10 Softmute, Automute, oversampling options, polarity controls for left/right DAC
- R11 Left channel DAC digital volume value; update bit feature
- R12 Right channel DAC digital volume value; update bit feature

5.1 DAC Soft Mute

Both DACs are initialized with the SoftMute function disabled, which is a shared single control bit. Softmute automatically ramps the DAC digital volume down to zero volume when enabled, and automatically ramps the DAC digital volume up to the register specified volume level for each DAC when disabled. This feature provides a tool that is useful for using the DACs without introducing pop and click sounds.

5.2 DAC AutoMute

The analog output of both DACs can be automatically muted in a no signal condition. Both DACs share a single control bit for this function. When automute is enabled, the analog output of the DAC will be muted any time there are 1024 consecutive audio sample values with a zero value. If at any time there is a non-zero sample value, the DAC will be un-muted, and the 1024 count will be reinitialized to zero.

5.3 DAC Sampling / Oversampling Rate, Polarity Control, Digital Passthrough

The sampling rate of the DAC is determined entirely by the frequency of its input clock and the oversampling rate setting. The oversampling rate of the DAC can be changed to 128X for improved audio performance at slightly higher power consumption. Because the additional supply current is only 1mA, in most applications the 128X oversampling is preferred for maximum audio performance.

The polarity of either DAC output signal can be changed independently on either DAC analog output as a feature sometimes useful in management of the audio phase. This feature can help minimize any audio processing that may be otherwise required as the data are passed to other stages in the system.

Digital audio passthrough allows the output of the ADCs to be directly sent to the DACs as the input signal to the DAC for DAC output. In this mode of operation, the external digital audio signal for the DAC will be ignored. The passthrough function is useful for many test and application purposes, and the DAC output may be utilized in any way that is normally supported for the DAC analog output signals.

5.4 DAC Digital Volume Control and Update Bit Functionality

The effective output audio volume of each DAC can be changed using the digital volume control feature. This processes the output of the DAC to scale the output by the amount indicated in the volume register setting. Included is a "digital mute" value which will completely mute the signal output of the DAC. The digital volume setting can range from 0dB through -127dB in 0.5dB steps.

<u>Important</u>: The R11 and R12 update bits are write-only bits. The primary intended purpose of the update bit is to enable simultaneous changes to both the left and right DAC volume values, even though these values must be written sequentially. When there is a write operation to either R11 or R12 volume settings, but the update bit is not set (value = 0), the new volume setting is stored as pending for the future, but does not go into effect. When there is a write operation to either R11 or R12 and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and any pending value in the other DAC volume register is put into effect at the same time.

5.5 DAC Automatic Output Peak Limiter / Volume Boost

Both DACs are supported by a digital output volume limiter/boost feature which can be useful to keep output levels within a desired range without any host/processor intervention. Settings are shared by both DAC channels.

Registers that manage the peak limiter and volume boost functionality are:

- R24 Limiter enable/disable, limiter attack rate, boost decay rate
- R25 Limiter upper limit, limiter boost value

The operation of the peak limiter is shown in the following figure. The upper signal graphs show the time varying level of the input and output signals, and the lower graph shows the gain characteristic of the limiter. When the signal level exceeds the limiter threshold value by 0.5dB or greater, the DAC digital signal level will be attenuated at a rate set by the limiter attack rate value. When the input signal level is less than the boost lower limit by 0.5dB or greater, the DAC digital volume will be increased at a rate set by the boost decay rate value. The default boost gain value is limited not to exceed 0dB (zero attenuation).




Figure 13: DAC Digital Limiter Control

The limiter may optionally be set to automatically boost the DAC digital signal level when the signal is more than 0.5dB below the limiter threshold. This can be useful in applications in which it is desirable to compress the signal dynamic range. This is accomplished by setting the limiter boost register bits to a value greater than zero. If the limiter is disabled, this boost value will be applied to the DAC digital output signal separate from other gain affecting values.

5.6 5-Band Equalizer

The NAU8822L includes a 5-band graphic equalizer with low distortion, low noise, and wide dynamic range. The equalizer is applied to both left and right channels. The equalizer is grouped with the 3D Stereo Enhancement signal processing function. Both functions may be assigned to support either the ADC path, or the DAC path, but not both paths simultaneously.

Registers that affect operation of the 5-Band Equalizer are:

- R18 Assign equalizer to DAC path or to ADC path (default = ADC path)
- R18 Band 1 gain control and cut-off frequency
- R19 Band 2 gain control, center cut-off frequency, and bandwidth
- R20 Band 3 gain control, center cut-off frequency, and bandwidth
- R21 Band 4 gain control, center cut-off frequency, and bandwidth
- R22 Band 5 gain control and cut-off frequency

Each of the five equalizer bands is independently adjustable for maximum system flexibility, and each offers up to 12dB of boost and 12dB of cut with 1dB resolution. The high and the low bands are shelving filters (high-pass and low-pass, respectively), and the middle three bands are peaking filters. Details of the register value settings are described below. Response curve examples are provided in the Appendix of this document.

	Equalizer Band						
Desistan	1 (High Pass)	2 (Band Pass)	3 (Band Pass)	4 (Band Pass)	5 (Low Pass)		
Register Value	Register 18	Register 19	Register 20	Register 21	Register 22		
value	Bits 5 & 6	Bits 5 & 6	Bits 5 & 6	Bits 5 & 6	Bits 5 & 6		
	EQ1CF	EQ2CF	EQ3CF	EQ4CF	EQ5CF		
00	80Hz	230Hz	650Hz	1.8kHz	5.3kHz		
01	105Hz	300Hz	850Hz	2.4kHz	6.9kHz		
10	135Hz	385Hz	1.1kHz	3.2kHz	9.0kHz		
11	175Hz	500Hz	1.4kHz	4.1kHz	11.7kHz		

Register	Value	Gain	Registers
Binary	Hex	Gain	Registers
00000	00h	+12db	
00001	01h	+11dB	Bits 0 to 4
00010	02h	+10dB	in registers
		Increments 1dB per step	18 (EQ1GC)
01100	0Ch	0dB	19 (EQ2GC)
01101	17h	-11dB	20 (EQ3GC)
		Increments 1dB per step	21 (EQ4GC)
11000	18h	-12dB	22 (EQ5GC)
11001 to 11111	19h to 1Fh	Reserved	

 Table 8: Equalizer Center/Cutoff Frequencies

Table 9: Equalizer Gains

5.7 3D Stereo Enhancement

NAU8822L includes digital circuitry to provide flexible 3D enhancement to increase the perceived separation between the right and left channels, and has multiple options for optimum acoustic performance. The equalizer is grouped with the 3D Stereo Enhancement signal processing function. Both functions may be assigned to support either the ADC path, or the DAC path, but not both paths simultaneously.

Registers that affect operation of 3D Stereo Enhancement are:

- R18 Assign equalizer to DAC path or to ADC path (default = ADC path) R41 2D Audio doubt enhancement setting
- R41 3D Audio depth enhancement setting

The amount of 3D enhancement applied can be programmed from the default 0% (no 3D effect) to 100% in register 41, bits 0 to 3 (DEPTH3D), as shown in Table ____. Note: 3D enhancement uses increased gain to achieve its effect, so that the source signal may need to be attenuated by up to 6dB to avoid clipping.

Register 41 Bits 0 to 3 3DDEPTH	3D Effect	
0000	0%	
0001	6.7%dB	
0010	13.4%dB	
	Increments 6.67% for each binary step in the input word	
1110	93.3%	
1111	100%	

 Table 10:
 3D Enhancement Depth

5.8 Companding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates, using non-linear algorithms. NAU8822L supports the two main telecommunications companding standards on both the transmit and the receive sides: A-law and μ -law. The A-law algorithm is primarily used in European communication systems and the μ -law algorithm is primarily used by North America, Japan, and Australia. . Companding converts 13 bits (μ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The companded signal is an 8bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits)

Following are the data compression equations set in the ITU-T G.711 standard and implemented in the NAU8822L:

5.9 µ-law

$$\begin{split} F(x) &= ln(1+\mu|x|) \ / \ ln(1+\mu) & -1 \leq x \leq 1 \\ & \text{with } \mu = 255 \ \text{for the U.S. and Japan} \end{split}$$

5.10 A-law

The register affecting companding operation is:

R5 Enable 8-bit mode, enable DAC companding, enable ADC companding

The companded signal is an 8-bit word consisting of a sign bit, three bits for the exponent, and four bits for the mantissa. When companding is enabled, the PCM interface must be set to an 8-bit word length. When in 8-bit mode, the Register 4 word length control (WLEN) is ignored.

for x < 1/A

Companding Mode	Register 5				
Companding Mode	Bit 4	Bit3	Bit 2	Bit 1	
No Companding (default)	0	0	0	0	
ADC					
A-law			1	1	
µ-law			1	0	
DAC					
A-law	1	1			
μ-law	1	0			

Table 11: Companding Control

5.11 8-bit Word Length

Writing a 1 to register 5, bit 5 (CMB8), will cause the PCM interface to use 8-bit word length for data transfer, overriding the word length configuration setting in WLEN (register 4, bits 5 and 6.).

6 Analog Outputs

The NAU8822L features six different analog outputs. These are highly flexible and may be used individually or in pairs for many purposes. However, they are grouped in pairs and named for their most commonly used stereo application end uses. The following sections detail key features and functions of each type of output. Included is a description of the associated output mixers. These mixers are separate internal functional blocks that are important toward understanding all aspects of the analog output section.

6.1 Main Mixers (LMAIN MIX and RMAIN MIX)

Each left and right channel is supported by an independent main mixer. This mixer combines signals from a various available signal sources internal to the device. Each mixer may also be selectively enabled/disabled as part of the power management features. The outputs of these mixers are the only signal source for the headphone outputs, and the primary signal source for the loudspeaker outputs.

Each mixer can accept either or both the left and right digital to analog (DAC) outputs. Normally, the left and right DAC is mixed into the associated left and right main output mix. This additional capability to mix opposite DAC channels enables switching the left and right DAC outputs to the opposite channel, or mixing together the left and right DAC signals – all without any processor or host intervention and processing overhead.

Each mixer also can also combine signals directly from the respective left or right AUX input, and from the output of the respective ADC Mix/Boost stage output. Each of these paths may be muted, or have an applied selectable gain between -15dB and +6dB in 3dB steps.

Registers that affect operation of the Main Mixers are:

- R3 Power control for the left and right main mixer
- R49 left and right DAC cross-mixing source selection options
- R50 left DAC to left main mixer source selection option
- R51 right DAC to right main mixer source selection option
- R50 left AUX and ADC Mix/Boost source select, and gain settings
- R51 right AUX and ADC Mix/Boost source select, and gain settings

6.2 Auxiliary Mixers (AUX1 MIXER and AUX2 MIXER)

Each auxiliary analog output channel is supported by an independent mixer dedicated to the auxiliary output function. This mixer combines signals from a various available signal sources internal to the device. Each mixer may also be selectively enabled/disabled as part of the power management features.

Unlike the main mixers, the auxiliary mixers are not identical and combine different signal sets internal to the device. These mixers in conjunction with the auxiliary outputs greatly increase the overall capabilities and flexibility of the NAU8822L.

The AUX1 mixer combines together any or all of the following:

Left Main Mixer output Right Main Mixer output Left DAC output Right DAC output Right ADC Mix/Boost stage output The AUX2 mixer combines together any or all of the following: Left Main Mixer output Left DAC output Left ADC Mix/Boost stage output Inverted output from AUX1 mixer stage Registers that affect operation of the Auxiliary Mixers are:

- R1 Power control for the left and right auxiliary mixer
- R56 Signal source selection for the AUX2 mixer
- R57 Signal source selection for the AUX1 mixer

6.3 Right Speaker Submixer

The right speaker submixer serves two important functions. One is to optionally invert the output from the Right Main Mixer as an optional signal source for the right channel loudspeaker output driver. This inversion is normal and necessary in typical applications using the loudspeaker drivers.

The other function of the right speaker submixer is to mix the RAUXIN input signal directly into the right channel speaker output driver. This enables the RAUXIN signal to be output on the right loudspeaker channel, but not be mixed to any other output. The traditional purpose of this path is to support an old-style beep sound, such as traditionally generated by a microprocessor output toggle bit. On the NAU8822L, this traditional function is supported by a full quality signal path that may be used for any purpose. The volume for this path has a selectable gain from -15dB through +6dB in 3dB step increments.

There is no separate power management control feature for the Right Speaker Submixer. The register that affects the Right Speaker Submixer is:

R43 Input mute controls, volume for RAUXIN path

6.4 Headphone Outputs (LHP and RHP)

These are high quality, high current output drivers intended for driving low impedance loads such as headphones, but also suitable for a wide range of audio output applications. The only signal source for each of these outputs is from the associated left and right Main Mixer. Power for this section is provided from the VDDA pin. Each driver may be selectively enabled/disabled as part of the power management features.

Each output can be individually muted, or controlled over a gain range of -57dB through +6dB in 3dB steps. Gain changes for the two headphone outputs can be coordinated through use of an update bit feature as part of the register controls. Additionally, clicks that could result from gain changes can be suppressed using an optional zero crossing feature.

Registers that affect the headphone outputs are:

- R2 Power management control for the left and right headphone amplifier
- R52 Volume, mute, update, and zero crossing controls for left headphone driver
- R53 Volume, mute, update, and zero crossing controls for right headphone driver

Important: The R52 and R53 update bits are write-only bits. The primary intended purpose of the update bit is to enable simultaneous changes to both the left and right headphone output volume values, even though these two register values must be written sequentially. When there is a write operation to either R52 or R53 volume settings, but the update bit is <u>not</u> set (value = 0), the new volume setting is stored as pending for the future, but does <u>not</u> go into effect. When there is a write operation to either R52 or R53 and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and any pending value in the other headphone output volume register is put into effect at the same time.

Zero-Crossing controls are implemented to suppress clicking sounds that may occur when volume setting changes take place while an audio input signal is active. When the zero crossing function is enabled (logic = 1), any volume change for the affected channel will not take place until the audio input signal passes through the zero point in its peak-to-peak swing. This prevents any instantaneous voltage change to the audio signal caused by volume setting changes. If the zero crossing function is disabled (logic = 0), volume changes take place instantly on condition of the Update Bit, but without regard to the instantaneous voltage level of the affected audio input signal.

6.5 Speaker Outputs

These are high current outputs suitable for driving low impedance loads, such as an 8-ohm loudspeaker. Both outputs may be used separately for a wide range of applications, however, the intended application is to use both outputs together in a BTL (Bridge-Tied-Load, and also, Balanced-Transformer-Less) configuration. In most applications, this configuration requires an additional signal inversion, which is a feature supported in the right speaker submixer block.

This inversion is normal and necessary when the two speaker outputs are used together in a BTL (Bridge-Tied-Load, and also, Balanced-Transformer-Less) configuration. In this physical configuration, the RSPKOUT signal is connected to one pole of the loudspeaker, and the LSPKOUT signal is connected to the other pole of the loudspeaker, and the LSPKOUT signal equal to (Left-Right). The desired mathematical operation for a stereo signal is to drive the speaker with (Left+Right). This is accomplished by implementing an additional inversion to the right channel signal. For most applications, best performance will be achieved when care is taken to insure that all gain and filter settings in both the left and right channel paths to the loudspeaker drivers are identical.

Power for the loudspeaker outputs is supplied via the VDDSPK pin, and ground is independently provided as the VSSPK pin. This power option enables an operating voltage as high as 5Vdc and helps in a system design to prevent high current outputs from creating noise on other supply voltage rails or system grounds. VSSPK must be connected at some point in the system to VSSA, but provision of the VSSPK as a separate high current ground pin facilitates managing the flow of current to prevent "ground bounce" and other ground noise related problems.

Each loudspeaker output may be selectively enabled/disabled as part of the power management features. Registers that affect the loudspeaker outputs are:

- R3 Power management control of LSPKOUT and RSPKOUT driver outputs
- R3 Speaker bias control (BIASGEN) set logic = 1 for maximum power and VDDSPK > 3.60Vdc
- R48 Driver distortion mode control
- R49 Disable boost control for speaker outputs for VDDSPK 3.3V or lower
- R54 Volume (gain), mute, update bit, and zero crossing control for left speaker driver
- R55 Volume (gain), mute, update bit, and zero crossing control for right speaker driver

Important: The R49 boost control option is set in the power-on reset condition for high voltage operation of VDDSPK. If VDDSPK is greater than 3.6Vdc, the R49 boost control bits should be remain at the power-on default settings. This insures reliable operation of the part, proper DC biasing, and optimum scaling of the signal to enable the output to achieve full scale output when VDDSPK is greater than VDDA. In the boost mode, the gain of the output stage is increased by a factor of 1.5 times the normal gain value.

Important: The R54 and R55 update bits are write-only bits. The primary intended purpose of the update bit is to enable simultaneous changes to both the left and right headphone output volume values, even though these two register values must be written sequentially. When there is a write operation to either R54 or R55 volume settings, but the update bit is <u>not</u> set (value = 0), the new volume setting is stored as pending for the future, but does <u>not</u> go into effect. When there is a write operation to either R54 or R55 and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and any pending value in the other headphone output volume register is put into effect at the same time.

Zero-Crossing controls are implemented to suppress clicking sounds that may occur when volume setting changes take place while an audio input signal is active. When the zero crossing function is enabled (logic = 1), any volume change for the affected channel will not take place until the audio input signal passes through the zero point in its peak-to-peak swing. This prevents any instantaneous voltage change to the audio signal caused by volume setting changes. If the zero crossing function is disabled (logic = 0), volume changes take place instantly on condition of the Update Bit, but without regard to the instantaneous voltage level of the affected audio input signal.

The loudspeaker drivers may optionally be operated in an ultralow distortion mode. This mode may require additional external passive components to insure stable operation in some system configurations. No external components are required in normal mode speaker driver operation. Distortion performance in normal operation is excellent, and already suitable for almost every application.

6.6 Auxiliary Outputs

These are high current outputs suitable for driving low impedance loads such as headphones or line level loads. Power for these outputs is supplied via the VDDSPK pin, and ground is also independently provided as the VSSPK pin. This power option enables an operating voltage as high as 5Vdc and helps in a system design to prevent high current outputs from creating noise on other supply voltage rails or system grounds. VSSPK must be connected at some point in the system to VSSA, but provision of the VSSPK as a separate high current ground pin facilitates managing the flow of current to prevent "ground bounce" and other ground noise related problems.

Each auxiliary output driver may be selectively enabled/disabled as part of the power management features. Registers that affect the auxiliary outputs are:

- R3 Power management control of AUXOUT1 and AUXOUT2 outputs
- R3 Speaker bias control (BIASGEN) set logic = 1 for maximum power and VDDSPK > 3.60Vdc
- R49 Disable boost control for AUXOUT1 and AUXOUT2 for VDDSPK 3.3Vdc or lower
- R56 Mute, gain control, and input selection controls for AUXOUT2
- R57 Mute, gain control, and input selection controls for AUXOUT1

Important: The R49 boost control option is set in the power-on reset condition for high voltage operation of VDDSPK. If VDDSPK is greater than 3.6Vdc, the R49 boost control bits should be remain at the power-on default settings. This insures reliable operation of the part, proper DC biasing, and optimum scaling of the signal to enable the output to achieve full scale output when VDDSPK is greater than VDDA. In the boost mode, the gain of the output stage is increased by a factor of 1.5 times the normal gain value.

An optional alternative function for these outputs is to provide a virtual ground for an external headphone device. This is for eliminating output capacitors for the headphone amplifier circuit in applications where this type of design is appropriate. In this type of application, the AUXOUT output is typically operated in the muted condition. In the muted condition, and with the output configured in the non-boost mode (also requiring that VDDSPK < 3.61Vdc), the AUXOUT output DC level will remain at the internal VREF level. This the same internal DC level as used by the headphone outputs. Because these DC levels are nominally the same, DC current flowing through the headphone in this mode of operation is minimized. Depending on the application, one or both of the auxiliary outputs may be used in this fashion.

7 Miscellaneous Functions

7.1 Slow Timer Clock

An internal Slow Timer Clock is supplied to automatically control features that happen over a relatively periods of time, or time-spans. This enables the NAU8822L to implement long time-span features without any host/processor management or intervention.

Two features are supported by the Slow Timer Clock. These are an optional automatic time out for the zerocrossing holdoff of PGA volume changes, and timing for debouncing of the mechanical jack detection feature. If either feature is required, the Slow Timer Clock must be enabled.

The Slow Timer Clock is initialized in the disabled state. The Slow Timer Clock is controlled by only the following register:

R7 Sample rate indication select, and Slow Timer Clock enable

The Slow Timer Clock rate is derived from MCLK using an integer divider that is compensated for the sample rate as indicated by the R7 sample rate register. If the sample rate register value precisely matches the actual sample rate, then the internal Slow Timer Clock rate will be a constant value of 128ms. If the actual sample rate is, for example, 44.1kHz and the sample rate selected in R7 is 48kHz, the rate of the Slow Timer Clock will be approximately 10% slower in direct proportion of the actual vs. indicated sample rate. This scale of difference should not be important in relation to the dedicated end uses of the Slow Timer Clock.

7.2 General Purpose Inputs and Outputs (GPIO1, GPIO2, GPIO3) and Jack Detection

Three pins are provided in the NAU8822L that may be used for limited logic input/output functions. GPIO1 has multiple possible functions, and may be either a logic input or logic output. GPIO2 and GPIO3 may be either line level analog inputs, or logic inputs dedicated to the purpose of jack detection. GPIO2 and GPIO3 do not have any logic output capability or function. Only one GPIO can be selected for jack detection.

If a GPIO is selected for the jack detection feature, the Slow Timer Clock must be enabled. The jack detection function is automatically "debounced" such that momentary changes to the logic value of this input pin are ignored. The Slow Timer Clock is necessary for the debouncing feature.

Registers that control the GPIO functionality are:

- **R8** GPIO functional selection options
- R9 Jack Detection feature input selection and functional options

If a GPIO is selected for the jack detection function, the required Slow Timer Clock determines the duration of the time windows for the input logic debouncing function. Because the logic level changes happen asynchronously to the Slow Timer Clock, there is inherently some variability in the timing for the jack detection function. A continuous and persistent logic change on the GPIO pin used for jack detection will result in a valid internal output signal within 2.5 to 3.5 periods of the Slow Timer Clock. Any logic change of shorter duration will be ignored.

The threshold voltage for a jack detection logic-low level is no higher than 1.0Vdc. The threshold voltage for a jack detection logic-high level is no lower than 1.7Vdc. These levels will be reduced as the VDDC core logic voltage pin is reduced below 1.9Vdc.

If the RLIN or LLIN input pin is used for the GPIO function, the analog signal path should be configured to be disconnected from its respective PGA input. This will not cause harm to the device, but could cause unwanted noise introduced through the PGA path.

7.3 Automated Features Linked to Jack Detection

Some functionality can be automatically controlled by the jack detection logic. This feature can be used to enable the internal analog amplifier bias voltage generator, and/or enable analog output drivers automatically as a result of detecting a logic change at a GPIO pin assigned to the purpose of jack detection. This eliminates any requirement for the host/processor to perform these functions.

The internal analog amplifier bias generator creates the VREF voltage reference and bias voltage used by the analog amplifiers. The ability to control it is a power management feature. This is implemented as a logical "OR" function of either the debounced internal jack detection signal, or the ABIASEN control bit in Register 1. The bias generator will be powered if either of these control signals is enabled (value = 1).

Power management control of four different outputs is also optionally and selectively subject to control linked with the jack detection signal. The four outputs that can be controlled this way are the headphone driver signal pair, loudspeaker driver signal pair, AUXOUT1, and AUXOUT2. Register settings determine which outputs may be enabled, and whether they are enabled by a logic 1 or logic 0 value. Output control is a logical "AND" operation of the jack detection controls, and of the register control bits that normally control the outputs. Both controls must be in the "ON" condition for a given output to be enabled.

Registers that affect these functions are:

- R9 GPIO pin selection for jack detect function, jack detection enable, VREF jack enable
- R13 bit mapped selection of which outputs are to be enabled when jack detect is in a logic 1 state
- R13 bit mapped selection of which outputs are to be enabled when jack detect is in a logic 0 state

8 Clock Selection and Generation

The NAU8822L has two basic clock modes that support the ADC and DAC data converters. It can accept external clocks in the slave mode, or in the master mode, it can generate the required clocks from an external reference frequency using an internal PLL (Phase Locked Loop). The internal PLL is a fractional type scaling PLL, and therefore, a very wide range of external reference frequencies can be used to create accurate audio sample rates.

Separate from this ADC and DAC clock subsystem, audio data are clocked to and from the NAU8822L by means of the control logic described in the Digital Audio Interfaces section. The audio bit rate and audio sample rate for this data flow are managed by the Frame Sync (FS) and Bit Clock (BCLK) pins in the Digital Audio Interface.

It is important to understand that the sampling rate for the ADC and DAC data converters is <u>not</u> determined by the Digital Audio Interface, and instead, this rate is derived exclusively from the Internal Master Clock (IMCLK). It is therefore a requirement that the Digital Audio Interface and data converters be operated synchronously, and that the FS, BCLK, and IMCLK signals are all derived from a common reference frequency. If these three clocks signals are not synchronous, audio quality will be reduced.

The IMCLK is always exactly 256 times the sampling rate of the data converters. Also note that IMCLK should not exceed 12.288MHz under any condition.

IMCLK is output from the Master Clock Prescaler. The prescaler reduces by an integer division factor the input frequency input clock. The source of this input frequency clock is either the external MCLK pin, or the output from the internal PLL Block.

Registers that are used to manage and control the clock subsystem are:

- R1 Power management, enable control for PLL (default = disabled)
- R6 Master/slave mode, clock scaling, clock selection
- R7 Sample rate indication (scales DSP coefficients and timing does NOT affect actual sample rate
- R8 MUX control and division factor for PLL output on GPIO1
- R36 PLL Prescaler, Integer portion of PLL frequency multiplier
- R37 Highest order bits of 24-bit fraction of PLL frequency multiplier
- R38 Middle order bits of 24-bit fraction of PLL frequency multiplier
- R39 Lowest order bits of 24-bit fraction of PLL frequency multiplier

In Master Mode, the IMCLK signal is used to generate FS and BCLK signals that are driven onto the FS and BCLK pins and input to the Digital Audio Interface. FS is always IMCLK/256 and the duty cycle of FS is automatically adjusted to be correct for the mode selected in the Digital Audio Interface. The frequency of BCLK may optionally be divided to optimize the bit clock rate for the application scenario.

In Slave Mode, there is no connection between IMCLK and the FS and BCLK pins. In this mode, FS and BLCK are strictly input pins, and it is the responsibility of the system designer to insure that FS, BCLK, and IMCLK are synchronous and scaled appropriately for the application.




Figure 14: PLL and Clock Select Circuit

8.1 Phase Locked Loop (PLL) General Description

The PLL may be optionally used to multiply an external input clock reference frequency by a high resolution fractional number. To enable the use of the widest possible range of external reference clocks, the PLL block includes an optional divide-by-two prescaler for the input clock, a fixed divide-by-four scaler on the PLL output, and an additional programmable integer divider that is the Master Clock Prescaler.

The high resolution fraction for the PLL is the ratio of the desired PLL oscillator frequency (f_2), and the reference frequency at the PLL input (f_1). This can be represented as $R = f_2/f_1$, with R in the form of a decimal number: xy.abcdefgh. To program the NAU8822L, this value is separated into an integer portion ("xy"), and a fractional portion, "abcdefgh". The fractional portion of the multiplier is a value that when represented as a 24-bit binary number (stored in three 9-bit registers on the NAU8822L), very closely matches the exact desired multiplier factor.

To keep the PLL within its optimal operating range, the integer portion of the decimal number ("xy"), must be any of the following decimal values: 6, 7, 8, 9, 10, 11, or 12. The input and output dividers outside of the PLL are often helpful to scale frequencies as needed to keep the "xy" value within the required range. Also, the optimum PLL oscillator frequency is in the range between 90MHz and 100MHz, and thus, it is best to keep f_2 within this range.

In order to operate in the 96kHz and 192kHz sampling modes, the following 3 bits need to set.

- 1. PLL49MOUT bit R72[2]
- 2. Master clock select bit R6[8].
- 3. ADCB_OVER (ADC Bias current Override) R72[5]

In summary, for any given design, choose:

- IMCLK = desired Master Clock = (256)*(desired codec sample rate)
- **I** $f_2 = (4)^*(P)(IMCLK)$, where P is the Master Clock Prescale integer value; optimal f_2 : 90MHz< $f_2 < 100MHz$
- f₁ = (MCLK)*(D), where D is the PLL Prescale factor of 1, or 2, and MCLK is the frequency at the MCLK pin note: The integer values for D and P are chosen to keep the PLL in its optimal operating range. It may be best to assign initial values of 1 to both D and P, and then by inspection, determine if they should be a different value.
- \blacksquare R = f₂/f₁ = xy.abcdefgh decimal value, which is the fractional frequency multiplication factor for the PLL
- \blacksquare N = xy truncated integer portion of the R value, and limited to decimal value 6, 7, 8, 9, 10, 11, or 12
- K = $(2^{24})^*(0.abcdefgh)$, rounded to the nearest whole integer value, then converted to a binary 24-bit value
- **R**36 is set with the whole number integer portion, N, of the multiplier
- R37, R38, R39 are set collectively with the 24-bit binary fractional portion, K, of the multiplier
- R36 PLL Prescaler set as necessary
- R6 Master Clock Prescaler and BCLK Output Scaler set as necessary

8.1.1 Phase Locked Loop (PLL) Design Example

In an example application, a desired sample rate for the DAC is known to be 48.000kHz. Therefore, it is also known that the IMCLK rate will be 256fs, or 12.288MHz. Because there is a fixed divide-by-four scaler on the PLL output, then the desired PLL oscillator output frequency will be 49.152MHz.

In this example system design, there is already an available 12.000MHz clock from the USB subystem. To reduce system cost, this clock will also be used for audio. Therefore, to use the 12MHz clock for audio, the desired fractional multiplier ratio would be R = 49.152/12.000 = 4.096. This value, however, does not meet the requirement that the "xy" whole number portion of the multiplier be in the inclusive range between 6 and 12. To meet the requirement, the Master Clock Prescaler can be set for an additional divide-by-two factor. This now makes the PLL required oscillator frequency 98.304 MHz, and the improved multiplier value is now R = 98.304/12.000 = 8.192.

To complete this portion of the design example, the integer portion of the multiplier is truncated to the value, 8. The fractional portion is multiplied by 2^{24} , as to create the needed 24-bit binary fractional value. The calculation for this is: $(2^{24})(0.192) = 3221225.472$. It is best to round this value to the nearest whole value of 3221225, or hexadecimal 0x3126E9. Thus, the values to be programmed to set the PLL multiplier whole number integer and fraction are:

- R36 0xnm8 ; integer portion of fraction, (nm represents other settings in R36)
- R37 0x00C ; highest order 6-bits of 24-bit fraction
- R38 0x093 ; middle 9-bits of 24-bit fraction
- R39 0x0E9 ; lowest order 9-bits of 24-bit fraction

Below are additional examples of results for this calculation applied to commonly available clock frequencies and desired IMCLK 256fs sample rates.

MCLK (MHz)	Desired 256fs IMCLK rate (MHz)	PLL oscillator f ₂ (MHz)	PLL Prescaler divider	Master Clock divider	Fractional Multiplier $R = f_2/f_1$	Integer Portion N (Hex)	Fractional Portion K (Hex)
12.0	11.28960	90.3168	1	2	7.526400	7	86C226
12.0	12.28800	98.3040	1	2	8.192000	8	3126E9
14.4	11.28960	90.3168	1	2	6.272000	6	45A1CA
14.4	12.28800	98.3040	1	2	6.826667	6	D3A06D
19.2	11.28960	90.3168	2	2	9.408000	9	6872B0
19.2	12.28800	98.3040	2	2	10.240000	А	3D70A3
19.8	11.28960	90.3168	2	2	9.122909	9	1F76F8
19.8	12.28800	98.3040	2	2	9.929697	9	EE009E
24.0	11.28960	90.3168	2	2	7.526400	7	86C226
24.0	12.28800	98.3040	2	2	8.192000	8	3126E9
26.0	11.28960	90.3168	2	2	6.947446	6	F28BD4
26.0	12.28800	98.3040	2	2	7.561846	7	8FD526

Table 12: PLL Frequency Examples

Make sure that PLL is not turned on (R1[4]=0) before R36, R37, R38, and R39 are programmed accordingly to ensure that IMCLK is not greater than 12.288MHz.

8.2 CSB/GPIO1 as PLL output

CSB/GPIO1 is a multi-function pin that may be used for a variety of purposes. If not required for some other purpose, this pin may be configured to output the clock frequency from the PLL subsystem. This is the same frequency that is available from the PLL subsystem as the input to the Master Clock Prescaler. This frequency may be optionally divided by an additional integer factor of 2, 3, or 4, before being output on GPIO1.

9 Control Interfaces

9.1 Selection of Control Mode

The NAU8822L features include a serial control bus that provides access to all of the device control registers. This bus may be configured either as a 2-wire interface that is interoperable with industry standard implementations of the I2C serial bus, or as a 3-wire/4-wire bus compatible with commonly used industry implementations of the SPI (Serial Peripheral Interface) bus.

Mode selection is accomplished by means of combination of the MODE control logic pin, and the SPIEN control bit in Register 7 or Register 73. The following table shows the three functionally different modes that are supported.

MODE Pin	SPIEN bit R7[8]	SPIEN bit R73[8]	Description
0	0	0	2-Wire Interface, Read/Write operation
1	X "don't care"	0	SPI Interface 3-Wire Write-only operation
0	1	0	SPI Interface 4-Wire Read operation SPI Interface 4-Wire Write operation
X "don't care"	X "don't care"	1	SPI Interface 4-Wire Read operation SPI Interface 4-Wire Write operation

Table 13: Control Interface Selection

The timing in all three bus configurations is fully static. This results in good compatibility with standard bus interfaces, and also, with software simulated buses. A software simulated bus can be very simple and low cost, such as by utilizing general purpose I/O pins on the host controller and software "bit banging" techniques to create the required timing.

The option to set SPI 4-wire mode using R73[8] eliminates the requirement to change the MODE pin state back to logic zero in order to begin 4-wire SPI operation. Note that if R73[8] is set while in 2-wire mode, that SPI mode becomes enforced and that there will be no way to reverse this change in 2-wire mode.

9.2 2-Wire-Serial Control Mode (I²C Style Interface)

The 2-wire bus is a bidirectional serial bus protocol. This protocol defines any device that sends data onto the bus as a transmitter (or master), and the receiving device as the receiver (or slave). The NAU8822L can function only as a slave device when in the 2-wire interface configuration.

9.3 2-Wire Protocol Convention

All 2-Wire interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDIO while SCLK is HIGH. All 2-Wire interface operations are terminated by a STOP condition, which is a LOW to HIGH transition of SDIO while SCLK is HIGH. A STOP condition at the end of a read or write operation places the device in a standby mode.

An acknowledge (ACK), is a software convention is used to indicate a successful data transfer. To allow for the ACK response, the transmitting device releases the SDIO bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDIO line LOW to acknowledge the reception of the eight bits of data.

Following a START condition, the master must output a device address byte. This consists of a 7-bit device address, and the LSB of the device address byte is the R/W (Read/Write) control bit. When R/W=1, this indicates the master is initiating a read operation from the slave device, and when R/W=0, the master is initiating a write operation to the slave device. If the device address matches the address of the slave device, the slave will output an ACK during the period when the master allows for the ACK signal.






Figure 15: Valid START Condition

Figure 16: Valid Acknowledge

Figure 17: Valid STOP Condition




Figure 18: Slave Address Byte, Control Address Byte, and Data Byte

9.4 2-Wire Write Operation

A Write operation consists of a two-byte instruction followed by one or more Data Bytes. A Write operation requires a START condition, followed by a valid device address byte with R/W=0, a valid control address byte, data byte(s), and a STOP condition.

The NAU8822L is permanently programmed with "0011010" as the Device Address. If the Device Address matches this value, the NAU8822L will respond with the expected ACK signaling as it accepts the data being transmitted into it.




Figure 19: Byte Write Sequence

9.5 2-Wire Read Operation

A Read operation consists of a three-byte Write instruction followed by a Read instruction of one or more data bytes. The bus master initiates the operation issuing the following sequence: a START condition, device address byte with the R/W bit set to "0", and a Control Register Address byte. This indicates to the slave device which of its control registers is to be accessed.

The NAU8822L is permanently programmed with "0011010" as its device address. If the device address matches this value, the NAU8822L will respond with the expected ACK signaling as it accepts the Control Register Address being transmitted into it. After this, the master transmits a second START condition, and a second instantiation of the same device address, but now with R/W=1.

After again recognizing its device address, the NAU8822L transmits an ACK, followed by a two byte value containing the nine bits of data from the selected control register inside the NAU8822L. Unused bits in the byte containing the MSB information from the NAU8822L are output by the NAU8822L as zeros.

During this phase, the master generates the ACK signaling with each byte transferred from the NAU8822L. If there is no STOP signal from the master, the NAU8822L will internally auto-increment the target Control Register Address and then output the two data bytes for this next register in the sequence.

This process will continue as long as the master continues to issue ACK signaling. If the Control Register Address being indexed inside the NAU8822L reaches the value 0x7F (hexadecimal) and the value for this register is output, the index will roll over to 0x00. The data bytes will continue to be output until the master terminates the read operation by issuing a STOP condition.




Figure 20: Read Sequence

9.6 SPI Control Interface Modes

The Serial Peripheral Interface (SPI) is a widely utilized interface protocol, and the NAU8822L supports two modes of SPI operation. When the MODE pin on the NAU8822L is in a logic HIGH condition, the device operates in the SPI 3-wire Write Mode. This is a write-only mode with a 16-bit transaction size. If the MODE pin is in a logic LOW condition, and the SPIEN control bit is set in Register 5, the SPI 4-wire Read/Write modes are enabled.

9.7 SPI 3-Wire Write Operation

Whenever the MODE pin on the NAU8822L is in the logic HIGH condition, the device control interface will operate in the 3-Wire Write mode. This is a write-only mode that does not require the fourth wire normally used to read data from a device on an SPI bus implementation. This mode is a 16-bit transaction consisting of a 7-bit Control Register Address, and 9-bits of control register data. In this mode, SDIO data bits are clocked continuously into a temporary holding register on each rising edge of SCLK, until the CSB pin undergoes a LOW-to-HIGH logic transition. At the time of the transition, the most recent 16-bits of data are latched into the NAU8822L, with the 9-bit data value being written into the NAU8822L control register addressed by the Control Register Address portion of the 16-bit value.




Figure 21: Register write operation using a 16-bit SPI Interface

9.8 SPI 4-Wire 24-bit Write and 32-bit Read Operation

The SPI 4-Wire Read/Write modes are enabled when the NAU8822L MODE pin is in a logic LOW condition, AND when the SPI Enable bit (SPIEN) is set in Register 7, Bit 8. Note that any time after either a hardware reset or software reset of the NAU8822L has occurred, the SPIEN bit must be set before the SPI 4-Wire Read/Write modes can be used. This must be done using either the SPI 3-Wire Write mode, or using the 2-Wire Write operation.

9.9 SPI 4-Wire Write Operation

The SPI 4-Wire write operation is a full SPI data transaction. However, only three wires are needed, as this is a write-only operation with no return data. A fourth wire is needed only when there are bi-directional data. The CSB/GPIO1 pin on the NAU8822L is used as the chip select function in the SPI transaction.

After CSB is held in a logic LOW condition, data bits from SDIO are clocked into the NAU8822L on every rising edge of SCLK. A write operation is indicated by the value 0x10 (hexadecimal) placed in the Device Address byte of the transaction. This byte is followed by a 7-bit Control Register Address and a 9-bit data value packed into the next two bytes of three-byte sequence. After the LSB of the Data Byte is clocked into the NAU8822L, the 9-bit data value is automatically transferred into the NAU8822L register addressed by the Control Register Address value.

If only a single register is to be written, CSB/GPIO must be put into a logic HIGH condition after the LSB of the Data Byte is clocked into the device. If CSB/GPIO1 remains in a logic LOW condition, the NAU8822L will autoindex the Control Register Address value to the next higher address, and the next two bytes will be clocked into the next sequential NAU8822L register address. This will continue as long as CSB/GPIO1 is in the logic LOW condition. If the Control Register Address being indexed inside the NAU8822L reaches the value 0x7F (hexadecimal), and after the value for this register is written, the index will roll over to 0x00 and the process will continue.




Figure 22: Register Write operation using a 24-bit SPI Interface

9.10 SPI 4-Wire Read Operation

The SPI 4-Wire Read operation is a full SPI data transaction with a two-byte address phase, and two-byte data phase. The CSB/GPIO1 pin on the NAU8822L is used as the chip select function in the SPI transaction.

After CSB is held in a logic LOW condition, data bits from SDIO are clocked into the NAU8822L on every rising edge of SCLK. A read operation is indicated by the value 0x20 (hexadecimal) placed in the Device Address byte of the transaction. This byte is followed by a 7-bit Control Register Address, padded by a non-used zero value in the LSB portion of the Control Register Address.

After the LSB of the Control Register Address is clocked, the NAU8822L will begin outputting its data on the GPIO3 pin, beginning with the very next SCLK rising edge. These data are transmitted in two bytes and contain the 9-bit value from the NAU8822L register selected by the Control Register Address. The data are transmitted MSB first, with the first 7-bits of the two byte value padded by zeros.

If only a single register is to be read, CSB/GPIO must be put into a logic HIGH condition after the LSB of the Data Byte 1 is clocked from the NAU8822L. If CSB/GPIO1 remains in a logic LOW condition, the NAU8822L will auto-index the Control Register Address value to the next higher address, and the next two bytes will be clocked from the next sequential NAU8822L register address. This will continue as long as CSB/GPIO1 is in the logic LOW condition. If the Control Register Address being indexed inside the NAU8822L reaches the value 0x7F (hexadecimal), and after the value for this register is output, the index will roll over to 0x00 and the process will continue.




Figure 23: Register Read operation through a 32-bit SPI Interface

9.11 Software Reset

The entire NAU8822L and all of its control registers can be reset to default initial conditions by writing any value to Register 0, using any of the control interface modes. Writing to any other valid register address terminates the reset condition, but all registers will now be set to their power-on default values.

10 Digital Audio Interfaces

The NAU8822L can be configured as either the master or the slave, by setting register 6, bit 0, to 1 for master mode and to 0 for slave mode. Slave mode is the default if this bit is not written. In master mode, NAU8822L outputs both Frame Sync (FS) and the audio data bit clock (BCLK,) has full control of the data transfer. In the slave mode, an external controller supplies BCLK and FS. Data are latched on the rising edge of BCLK; ADCOUT clocks out ADC data, while DACIN clocks in data for the DACs.

When not transmitting data, ADCOUT pulls LOW in the default state. Depending on the application, the output can be configured to pull up or pull down. To configure the output to pull up, write a 1 to register 60, bit 3 (PUDPS). When the time slot function is enabled (see below), there are additional output state modes including controlled tristate capability.

NAU8822L supports six audio formats as shown in Table _	_, all with an MSB-first data format.	The default mode
is I^2S .		

PCM Mode	Register 4, bits 3 -4 AIFF	Register 4, bit 7 LRP	Register 60, bit 8 PCMTSEN
Right Justified	00	0	0
Left Justified	01	0	0
I ² S	10	0	0
PCM A	11	0	0
PCM B	11	1	0
PCM Time Slot	11	Don't care	1

Table 14: Digital Audio Interface Modes

10.1 Right-Justified Audio Data

In right-justified mode, the LSB is clocked on the last BCLK rising edge before FS transitions. When FS is HIGH, left channel data is transmitted and when FS is LOW, right channel data is transmitted. This is shown in the figure below.




Figure 24: Right-Justified Audio Interface

10.2 Left-Justified Audio Data

In left-justified mode, the MSB is clocked on the first BCLK rising edge after FS transitions. When FS is HIGH, left channel data is transmitted and when FS is LOW, right channel data is transmitted. This is shown in the figure below.





Figure 25: Left-Justified Audio Interface

10.3 I²S Audio Data

In I^2S mode, the MSB is clocked on the second BCLK rising edge after FS transitions. When FS is LOW, left channel data is transmitted and when FS is HIGH, right channel data is transmitted. This is shown in the figure below.





10.4 PCM A Audio Data

In the PCM A mode, left channel data is transmitted first followed immediately by right channel data. The left channel MSB is clocked on the second BCLK rising edge after the FS pulse rising edge, and the right channel MSB is clocked on the next SCLK after the left channel LSB. This is shown in the figure below.




Figure 27: PCM A Audio Interface

10.5 PCM B Audio Data

In the PCM B mode, left channel data is transmitted first followed immediately by right channel data. The left channel MSB is clocked on the first BCLK rising edge after the FS pulse rising edge, and the right channel MSB is clocked on the next SCLK after the left channel LSB. This is shown in the figure below.




Figure 28: PCM-B Audio Interface

10.6 PCM Time Slot Audio Data

The PCM time slot mode is used to delay the time at which the DAC and/or ADC data are clocked. This increases the flexibility of the NAU8822L to be used in a wide range of system designs. One key application of this feature is to enable multiple NAU8822L or other devices to share the audio data bus, thus enabling more than two channels of audio. This feature may also be used to swap left and right channel data, or to cause both the left and right channels to use the same data.

Normally, the DAC and ADC data are clocked immediately after the Frame Sync (FS). In the PCM time slot mode, the audio data are delayed by a delay count specified in the device control registers. The left channel MSB is clocked on the BCLK rising edge defined by the delay count set in Registers 59 and 60. The right channel MSB is clocked on the BCLK rising edge defined by the delay count set in Registers 60 and 61.

Register 60 also controls ADCOUT output impedance options enabling the ADCOUT pin to share the same signal wire with other drivers. The default is the non-shared mode, with the output enable bit (PUDEN) set to logic=1. This results in the ADCOUT pin being actively driven at all times (never in a high-impedance state).

However, if PUDEN is logic=0, and PUDPE (pull-up/down enable) is logic=1, then ADCOUT will be pulled HIGH or LOW by means of an internal passive resistor. This enables wired-OR type bus sharing. The choice of passive pull-up, or passive pull-down is determined by the PUDPS (pull-up/down select) bit.

If PUDEN and PUDPE are both logic=0, ADCOUT is high impedance, except when actively transmitting left and right channel audio data. After outputting audio channel data, ADCOUT will return to high impedance on the BCLK negative edge during the LSB data period if Register 60, bit 7 (TRI), is HIGH, or on the BCLK positive edge of LSB if Register 60, bit 7 (TRI), is LOW. Tri-stating on the negative edge allows the transmission of data by multiple sources in adjacent timeslots with reduced risk of bus driver contention.




Figure 29: PCM Time Slot Audio Interface

10.7 Control Interface Timing




Figure 30: 3-wire Control Mode Timing




Figure 31: 4-wire Control Mode Timing

Symbol	Description	min	typ	max	unit
T _{SCK}	SCLK Cycle Time	80	-	-	ns
T _{SCKH}	SCLK High Pulse Width	35	-	-	ns
T _{SCKL}	SCLK Low Pulse Width	35	-	-	ns
T _{RISE}	Rise Time for all Control Interface Signals	-	-	10	ns
T _{FALL}	Fall Time for all Control Interface Signals	-	-	10	ns
T _{CSSCS}	CSB Falling Edge to 1 st SCLK Falling Edge Setup Time (4 wire Mode Only)	30	-	-	ns
T _{SCCSH}	Last SCLK Rising Edge to CSB Rising Edge Hold Time	30	-	-	ns
T _{CSBL}	CSB Low Time	30	-	-	ns
T _{CSBH}	CSB High Time between CSB Lows	30	-	-	ns
T _{SDIOS}	SDIO to SCLK Rising Edge Setup Time	20	-	-	ns
T _{SDIOH}	SCLK Rising Edge to SDIO Hold Time	20	-	-	ns
T _{ZG3D}	Delay Time from CSB Falling Edge to GPIO3 Active (4 wire Mode Only)			15	ns
T _{G3ZD}	Delay Time from CSB Rising Edge to GPIO3 Tri-state (4-wire Mode Only)			15	ns
T _{G3D}	Delay Time from SCLK Falling Edge to GPIO3 (4-wire Mode Only)	-	-	15	ns

Table 15: Three- and Four Wire Control Timing Parameters




Figure 32: Two-wire Control Mode Timing

Symbol	Description	min	typ	max	unit
T _{STAH}	SCLK falling edge to SDIO falling edge hold timing in START / Repeat START condition	600	-	-	ns
T _{STAS}	SDIO rising edge to SCLK falling edge setup timing in Repeat START condition	600	-	-	ns
T _{STOS}	SDIO rising edge to SCLK rising edge setup timing in STOP condition	600	-	-	ns
T _{SCKH}	SCLK High Pulse Width	600	-	-	ns
T _{SCKL}	SCLK Low Pulse Width	1,300	-	-	ns
T _{RISE}	Rise Time for all 2-wire Mode Signals	-	-	300	ns
T _{FALL}	Fall Time for all 2-wire Mode Signals	-	-	300	ns
T _{SDIOS}	SDIO to SCLK Rising Edge DATA Setup Time	100	-	-	ns
T _{SDIOH}	SCLK falling Edge to SDIO DATA Hold Time	0	-	600	ns

Table 16: Two-wire Control Timing Parameters

10.8 Audio Interface Timing:




Figure 33: Digital Audio Interface Slave Mode Timing




Figure 34: Digital Audio Interface Master Mode Timing

Symbol	Description	min	typ	max	unit
T _{BCK}	BCLK Cycle Time in Slave Mode	50	-	-	ns
T _{BCKH}	BCLK High Pulse Width in Slave Mode	20	-	-	ns
T _{BCKL}	BCLK Low Pulse Width in Slave Mode	20	-	-	ns
T _{FSS}	FS to BCLK Rising Edge Setup Time in Slave Mode	20	-	-	ns
T _{FSH}	BCLK Rising Edge to FS Hold Time in Slave Mode	20	-	-	ns
T _{FSD}	BCLK Falling Edge to FS Delay Time in Master Mode	-	-	10	ns
T _{RISE}	Rise Time for All Audio Interface Signals	-	-	10	ns
T _{FALL}	Fall Time for All Audio Interface Signals	-	-	10	ns
T _{DIS}	ADCIN to BCLK Rising Edge Setup Time	15	-	-	ns
T _{DIH}	BCLK Rising Edge to ADCIN Hold Time	15	-	-	ns
T _{DOD}	BCLK Falling Edge to DACOUT Delay Time	-	-	10	ns

Table 17: Audio Interface Timing Parameters




Figure 35: MCLK Timing Diagram

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCLK Duty Cycle	T _{MCLKDC}		60:40		40:60	
MCLK High Pulse Width	T _{MCLKH}		20			ns
MCLK Low Pulse Width	T _{MCLKL}		20			ns

Table 18: MCLK Timing Parameters

11 Application Information

11.1 Typical Application Schematic




Figure 36: Schematic with recommended external components for typical application with AC-coupled headphones and stereo electret (ECM) style microphones.

- Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar. If capacitors are not low ESR, additional 0.1ufd and/or 0.01ufd capacitors may be necessary in parallel with the bulk 4.7ufd capacitors on the supply rails.
- Note 2: Load resistors to ground on outputs may be helpful in some applications to insure a DC path for the output capacitors to charge/discharge to the desired levels. If the output load is always present and the output load provides a suitable DC path to ground, then the additional load resistors may not be necessary. If needed, such load resistors are typically a high value, but a value dependent upon the application requirements.
- Note 3: To minimize pops and clicks, large polarized output capacitors should be a low leakage type.
- Note 4: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by choosing the resistors on each node of the microphone such that the impedance presented to any noise on either microphone wire is equal.
- Note 5: Unused analog input pins should be left as no-connection.
- Note 6: Unused digital input pins should be tied to ground.

11.2 Recommended power up and power down sequences

To minimize pop and click noise, the NAU8822L should be powered up and down using the procedures in this section as guidance. The power-up procedure should be followed upon system power-up, or after any time that the NAU8822L has been issued a register reset command.

The strongest cause of pops and clicks in most system is the sudden charging or discharging of capacitors used for AC-coupling to inputs and outputs. Any sudden change in voltage will cause a pop or click, with or without AC-coupling capacitors in the signal path. The general strategy for pop and click reduction is to allow such charging and discharging to happen slowly.

11.2.1 Power Up (and after a software generated register reset) Procedure Guidance

Turn on external power supplies and wait for supply voltages to settle. This amount of time will be dependent on the system design. Software may choose to test the NAU8822L to determine when it is no longer in an active reset condition. This procedure is described in more detail in the sections relating to power supplies.

If the VDDSPK supply voltage is 3.60V or less, the next step should be to configure all of the output registers for low voltage operation. This sets the internal DC levels and gains to optimal levels for operation at lower voltages. Register settings required for this are:

R49 Bit 2, SPKBST; Bit 3, AUX2BST; Bit 4, AUX1BST, set to logic = 1

As a general policy, it is a good idea to put any input or output driver paths into the "mute" condition any time internal register and data path configurations are being changed. Be sure at this time that all used inputs and outputs are in their muted/disconnected condition.

Next, the internal DC tie-off voltage buffers should be enabled:

R1 Bit 2, IOBUFEN, set to logic = 1

R1 Bit 8, DCBUFEN, set to logic = 1 if setting up for greater than 3.60V operation

Value to be written to R1 = 0x104

At this point, the NAU8822L has been prepared to start charging any input/output capacitors to their normal operating mode charge state. If this is done slowly, then there will be no pops and clicks. One way to accomplish this is to allow the internal/external reference voltage to charge slowly by means of its internal coupling resistors. This is accomplished by:

R1 Bits 1, Bit 0, REFIMP set to $80k\Omega$ setting R1 Bit 2, ABIASEN, set to logic = 1 Value to be written to R1 = 0x10D

After this, the system should wait approximately 250ms, or longer, depending on the external components that have been selected for a given specific application.

After this, outputs may be enabled, but with the drivers still in the mute condition. Unless power management requires outputs to be turned off when not used, it is best for pops and clicks to leave outputs enabled at all times, and to use the output mute controls to silence the outputs as needed.

Next, the NAU8822L can be programmed as needed for a specific application. The final step in most applications will be to unmute any outputs, and then begin normal operation.

11.2.2 Power Down

Powering down is more application specific. The most important step is to mute all outputs before any other steps. It then may be further helpful to disable all outputs just before the system power-down sequence is started.

11.2.3 Unused Input/Output Tie-Off Information

In audio and voice systems, any time there is a sudden change in voltage to an audio signal, an audible pop or click sound may be the result. Systems that change inputs and output configurations dynamically, or which are required to manage low power operation, need special attention to possible pop and click situations.

The NAU8822L includes many features which may be used to greatly reduce or eliminate pop and click sounds. The most common cause of a pop or click signal is a sudden change to an input or output voltage. This may happen in either a DC coupled system, or in an AC coupled system.

The strategy to control pops and clicks is similar for either a DC coupled system, or an AC coupled system. The case of the AC coupled system is the most common and the more difficult situation, and therefore, the AC coupled case will the focus for this information section.

When an input or output pin is being used, the DC level of that pin will be very close to $\frac{1}{2}$ of the VDDA voltage that is present on the VREF pin. The only exception is that when outputs are operated in the 5-Volt mode known as the 1.5X boost condition, then the DC level for those outputs will be equal to 1.5xVREF.

In all cases, any input or output capacitors will become charged to the operating voltage of the used input or output pin. The goal to reduce pops and clicks is to insure that the charge voltage on these capacitors does not change suddenly at any time.

When an input or output is in a not-used operating condition, it is desirable to keep the DC voltage on that pin at the same voltage level as the DC level of the used operating condition. This is accomplished using special internal DC voltage sources that are at the required DC values. When an input or output is in the not-used condition, it is connected to the correct internal DC voltage as not to have a pop or click. This type of connection is known as a "tie-off" condition.

Two internal DC voltage sources are provided for making tie-off connections. One DC level is equal to the VREF voltage value, and the other DC level is equal to 1.5X the VREF value. All inputs are always tied off to the VREF voltage value. Outputs will automatically be tied to either the VREF voltage value or to the 1.5xVREF value, depending on the value of the "boost" control bit for that output. That is to say, when an output is set to the 1.5X gain condition, then that same output will automatically use the 1.5xVREF value for tie-off in the not-used condition.

To conserve power, these internal voltage buffers may be enabled/disabled using control register settings. To better manage pops and clicks, there is a choice of impedance of the tie-off connection for unused outputs. The nominal values for this choice are $1k\Omega$ and $30k\Omega$. The low impedance value will better maintain the desired DC level in the case when there is some leakage on the output capacitor or some DC resistance to ground at the NAU8822L output pin. A tradeoff in using the low-impedance value is primarily that output capacitors could change more suddenly during power-on and power-off changes.

Automatic internal logic determines whether an input or output pin is in the used or un-used condition. This logic function is always active. An output is determined to be in the un-used condition when it is in the disabled unpowered condition, as determined by the power management registers. An input is determined to be in the un-used condition when all internal switches connected to that input are in the "open" condition.




Figure 37: Tie-off Options for input and output pin examples

Register controls that directly affect the tie-off features are:

- Register 1 Enable buffers for 1.0xVREF tie-off
- Register 1 Enable buffer for 1.5xVREF tie-off
- Register 49 Tie-off impedance selection
- Register 74 Input tie-off management and manual overrides
- Register 75 Input tie-off buffer controls and manual overrides
- Register 79 Output tie-off buffer controls and manual overrides

Note: Resistor tie-off switches will open/close regardless of whether or not the associated internal DC buffer is in the enabled or disabled condition.

11.3 Power Consumption

The NAU8822L has flexible power management capability which allows sections not being used to be powered down, to draw minimum current in battery-powered applications. The following table shows typical power consumption in different operating conditions. The "off" condition is the initial power-on state with all subsystems powered down, and with no applied clocks.

Mode	Conditions	VDDA = 3V	VDDC = 1.8V	VDDB = 3V	Total Power
		= 3 v mA	= 1.8 v mA	mA	mW
OFF		0.0055	0.0018	0.0001	0.020
Sleep	VREF maintained @ 300kΩ, no clocks,	0.0082	0.0018	0.0001	0.028
	VREF maintained @ $75k\Omega$, no clocks,	0.0149	0.0018	0.0001	0.048
	VREF maintained @ $5k\Omega$, no clocks,	0.259	0.0018	0.0001	0.781
Stereo	8kHz, 0.9Vrms input signal	6.076	0.713	0.03	19.6
Record	8kHz, 0.9Vrms input signal, PLL on	7.112	0.947	0.03	23.1
Stereo	16Ω HP, 44.1kHz, quiescent	4.335	3.828	0.1225	20.3
Playback	16Ω HP, 44.1kHz, quiescent, PLL on	6.506	4.829	0.1229	28.6
	16Ω HP, 44.1kHz, 0.6 Vrms sine wave	29.35	4.052	0.1223	95.7
	16Ω HP, 44.1kHz, 0.6Vrms sine, PLL on	31.377	5.032	0.123	103.6

Table 19: Typical Power Consumption in Various Application Modes.

11.4 Supply Currents of Specific Blocks

The NAU8822L can be programmed to enable/disable various analog blocks individually, and the current to some of the major blocks can be reduced with minimum impact on performance. The table below shows the change in current consumed with different register settings. Sample rate settings affect current consumption of VDDC supply. Lower sampling rates draw lower current.

Reg	ister	Function	Bit	VDDA current increase/
Dec	Hex	1		Decrease when enabled
			REFIMP[1:0]	+100μA for 80kΩ and 300kΩ +260μA for 3kΩ
			IOBUFEN[2]	+100µA
		_	ABIASEN[3]	+600µA
1	01	Power	MICBIASEN[4]	+540µA
1	01	Management 1	PLLEN[5]	+2.5 mA +1/5mA from VDDC with clocks applied
			AUX2MXEN[6]	+200µA
			AUX1MXEN[7]	+200µA
			DCBUFEN[8]	+140µA
			LADCEN[0]	+2.3 mA with 64X OSR +3.3 mA with 128X OSR
			RADCEN[1]	+2.3 mA with 64X OSR +3.3 mA with 128X OSR
		Power	LPGAEN[2]	+300µA
2	02	Management	RPGAEN[3]	+300µA
		2	LBSTEN[4]	+650µA
			RBSTEN[5]	+650µA
			SLEEP[6]	Same as PLLEN (R1[5])
			LHPEN[7]	+800µA
			RHPEN[8]	+800µA
			LDACEN[0]	+1.6 mA with 64X OSR +1.7 mA with 128X OSR
			RDACEN[1]	+1.6 mA with 64X OSR +1.7 mA with 128X OSR
		Power	LMIXEN[2]	+250µA
3	03	Management	RMIXEN[3]	+250µA
		3	RSPKEN[5]	+1.1 mA from VDDSPK
			LSPKEN[6]	+1.1 mA from VDDSPK
			AUXOUT2EN[7]	+225μΑ
			AUXOUT1EN[8]	+225µA
			IBIADJ[1:0]	-1.2mA with IBIADJ at 11
			REGVOLT[2:3]	
	Power 58 3A Management		MICBIASM[4]	
58			LPSPKD[5]	
50	Л	4	LPADC[6]	-1.1mA with no SNR decrease @ 8kHz
		Ŧ	LPIPBST[7]	-600µA with no SNR decrease @ 8kHz
			LPDAC[8]	-1.1mA with 1.4dB SNR decrease @ 44.1kHz

 Table 20:
 VDDA 3.3V Supply Current in Various Modes

Appendix A: Digital Filter Characteristics 12

Parameter	Conditions	Min	Тур	Max	Units
ADC Filter				_	
Passband	+/- 0.015dB	0		0.454	fs
Passoand	-6dB		0.5		fs
Passband Ripple				+/-0.015	dB
Stopband		0.546			fs
Stopband Attenuation	f > 0.546 * fs	-60			dB
Group Delay			28.25		1/fs
ADC High Pass Filter					
	-3dB		3.7		Hz
High Pass Filter Corner Frequency	-0.5dB		10.4		Hz
Trequency	-0.1dB		21.6		Hz
DAC Filter					
Passband	+/- 0.035dB	0		0.454	fs
Passoaliu	-6dB		0.5		fs
Passband Ripple				+/-0.035	dB
Stopband		0.546			fs
Stopband Attenuation	f > 0.546 * fs	-55			dB
Group Delay			28		1/fs

Table 21: Digital Filter Characteristics

TERMINOLOGY

1. Stop Band Attenuation (dB) - the degree to which the frequency spectrum is attenuated (outside audio band)


Pass-band Ripple – any variation of the frequency response in the pass-band region
 Note that this delay applies only to the filters and does not include other latencies, such as from the serial data interface


-0.03

-0.04


-0.05 L

0.05 0.1 0.15





0








Figure 39: DAC Filter Ripple

0.25 0.3


Frequency (Fs)

0.35


0.4 0.45 0.5

0.2



















Figure 45: ADC Highpass Filter Response, HPF enabled, FS = 12kHz






Figure 47: EQ Band 2 Peak Filter Gains for Lowest Cut-Off Frequency with EQ2BW = 0




Figure 49: EQ Band 3 Peak Filter Gains for Lowest Cut-Off Frequency with EQ3BW = 0





Figure 51: EQ Band 4 Peak Filter Gains for Lowest Cut-Off Frequencies with EQ4BW = 0



Hz Figure 53: EQ Band 5 Gains for Lowest Cut-Off Frequency

13 Appendix B: Companding Tables

13.1 µ-Law / A-Law Codes for Zero and Full Scale

		µ-Law		A-Law			
Level	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)	
+ Full Scale	1	000	0000	1	010	1010	
+ Zero	1	111	1111	1	101	0101	
- Zero	0	111	1111	0	101	0101	
- Full Scale	0	000	0000	0	010	1010	

Table 22: Companding Codes for Zero and Full-Scale

13.2 µ-Law / A-Law Output Codes (Digital mW)

a 1		µ-Law			A-Law	
Sample	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)
1	0	001	1110	0	011	0100
2	0	000	1011	0	010	0001
3	0	000	1011	0	010	0001
4	0	001	1110	0	011	0100
5	1	001	1110	1	011	0100
6	1	000	1011	1	010	0001
7	1	000	1011	1	010	0001
8	1	001	1110	1	011	0100

Table 23: Companding Output Codes

14 Appendix C: Details of Register Operation

Regis	ster	Function	Name					Bit		0		Description
Dec	Hex			8	7	6	54	3	2	1	0	
0	00	Softwa	are Reset									Any write operation to this register resets all registers to default values
			DCBUFEN									Power control for internal tie-off buffer used in 1.5X boost conditions 0 = internal buffer unpowered 1 = enabled
			AUX1MXEN									Power control for AUX1 MIXER supporting AUXOUT1 analog output 0 = unpowered 1 = enabled
			AUX2MXEN									Power control for AUX2 MIXER supporting AUXOUT2 analog output 0 = unpowered 1 = enabled
			PLLEN									Power control for internal PLL 0 = unpowered 1 = enabled
1	01	Power Management 1	MICBIASEN									Power control for microphone bias buffer amplifier (MICBIAS output, pin#32) 0 = unpowered and MICBIAS pin in high-Z condition 1 = enabled
		I	ABIASEN									Power control for internal analog bias buffers 0 = unpowered 1 = enabled
			IOBUFEN									Power control for internal tie-off buffer used in non-boost mode (-1.0x gain) conditions 0 = internal buffer unpowered 1 = enabled
			REFIMP									Select impedance of reference string used to establish VREF for internal bias buffers 00 = off (input to internal bias buffer in high-Z floating condition) $01 = 80k\Omega$ nominal impedance at VREF pin $10 = 300k\Omega$ nominal impedance at VREF pin $11 = 3k\Omega$ nominal impedance at VREF pin
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value
			RHPEN									Right Headphone driver enable, RHP analog output, pin#29 0 = RHP pin in high-Z condition 1 = enabled
			LHPEN									Left Headphone driver enabled, LHP analog output pin#30 0 = LHP pin in high-Z condition 1 = enabled
			SLEEP									Sleep enable 0 = device in normal operating mode 1 = device in low-power sleep condition
			RBSTEN									Right channel input mixer, RADC Mix/Boost stage power control 0 = RADC Mix/Boost stage OFF 1 = RADC Mix/Boost stage ON
2	02	Power Management	LBSTEN									Left channel input mixer, LADC Mix/Boost stage power control 0 = LADC Mix/Boost stage OFF 1 = LADC Mix/Boost stage ON
		2	RPGAEN									Right channel input programmable amplifier (PGA) power control 0 = Right PGA input stage OFF 1 = enabled
			LPGAEN									Left channel input programmable amplifier power control 0 = Left PGA input stage OFF 1 = enabled
			RADCEN									Right channel analog-to-digital converter power control 0 = Right ADC stage OFF 1 = enabled
			LADCEN									Left channel analog-to-digital converter power control 0 = Left ADC stage OFF 1 = enabled
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value

Regis	ster	Function	Name				B	it				Description		
Dec	Hex			8	7	6	54	3	2	1	0			
			AUXOUT1EN									AUXOUT1 analog output power control, pin#21 0 = AUXOUT1 output driver OFF 1 = enabled AUXOUT2 analog output power control, pin#22		
			AUXOUT2EN									0 = AUXOUT2 output driver OFF 1 = enabled		
			LSPKEN									LSPKOUT left speaker driver power control, pin#25 0 = LSPKOUT output driver OFF 1 = enabled		
			RSPKEN									RSPKOUT left speaker driver power control, pin#23 0 = RSPKOUT output driver OFF 1 = enabled		
3	03	Power Management	Reserved									Reserved		
5	00	3	RMIXEN									Right main mixer power control, RMAIN MIXER internal stage 0 = RMAIN MIXER stage OFF 1 = enabled		
			LMIXEN									Left main mixer power control, LMAIN MIXER internal stage 0 = LMAIN MIXER stage OFF 1 = enabled		
			RDACEN									Right channel digital-to-analog converter, RDAC, power control 0 = RDAC stage OFF 1 = enabled		
			LDACEN									Left channel digital-to-analog converter, LDAC, power control 0 = LDAC stage OFF 1 = enabled		
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value		
			BCLKP									Bit clock phase inversion option for BCLK, pin#8 0 = normal phase 1 = input logic sense inverted		
			LRP									Phase control for I2S audio data bus interface 0 = normal phase operation 1 = inverted phase operation PCMA and PCMB left/right word order control 0 = MSB is valid on 2 nd rising edge of BCLK after rising edge of FS 1 = MSB is valid on 1 st rising edge of BCLK after rising edge of FS		
			WLEN									Word length (24-bits default) of audio data stream 00 = 16-bit word length 01 = 20-bit word length 10 = 24-bit word length 11 = 32-bit word length		
4	04	Audio Interface	AIFMT									Audio interface data format (default setting is I2S) 00 = right justified 01 = left justified 10 = standard I2S format 11 = PCMA or PCMB audio data format option		
			DACPHS									DAC audio data left-right ordering 0 = left DAC data in left phase of LRP 1 = left DAC data in right phase of LRP (left-right reversed)		
			ADCPHS									ADC audio data left-right ordering 0 = left ADC data is output in left phase of LRP 1 = left ADC data is output in right phase of LRP (left-right reversed)		
			MONO									Mono operation enable 0 = normal stereo mode of operation 1 = mono mode with audio data in left phase of LRP		
			Default >>	0	0	1	01	0	0	0	0	0x050 reset value		

Regis	ster	Function	Name				B	Bit				Description
Dec	Hex			8	7	6	54	3	2	1	0	
												Reserved
			CMB8									8-bit word enable for companding mode of operation 0 = normal operation (no companding) 1 = 8-bit operation for companding mode
5	05	Composition	DACCM									DAC companding mode control 00 = off (normal linear operation) 01 = reserved 10 = u-law companding 11 = A-law companding
5	05	Companding -	ADCCM									ADC companding mode control 00 = off (normal linear operation) 01 = reserved 10 = u-law companding 11 = A-law companding
			ADDAP									DAC audio data input option to route directly to ADC data stream 0 = no passthrough, normal operation 1 = ADC output data stream routed to DAC input data path
			Default >>	0	0	0	0 0	0	0	0	0	0x000 reset value
			CLKM									master clock source selection control 0 = MCLK, pin#11 used as master clock 1 = internal PLL oscillator output used as master clock
			MCLKSEL									Scaling of master clock source for internal 256fs rate (divide by 2 = default) 000 = divide by 1 001 = divide by 1.5 010 = divide by 2 011 = divide by 3 100 = divide by 4 101 = divide by 6 110 = divide by 8 111 = divide by 12
6	06	Clock control 1	BCLKSEL									Scaling of output frequency at BCLK pin#8 when chip is in master mode 000 = divide by 1 001 = divide by 2 010 = divide by 4 011 = divide by 8 100 = divide by 16 101 = divide by 32 110 = reserved 111 = reserved
												Reserved
			CLKIOEN									Enables chip master mode to drive FS and BCLK outputs 0 = FS and BCLK are inputs 1 = FS and BCLK are driven as outputs by internally generated clocks
			Default >>	1	0	1 (0 0	0	0	0	0	0x140 reset value
			4WSPIEN									4-wire control interface enable
7	07	Clock control 2	SMPLR									Reserved Audio data sample rate indication (48kHz default). Sets up scaling for internal filter coefficients, but does not affect in any way the actual device sample rate. Should be set to value most closely matching the actual sample rate determined by 256fs internal node. 000 = 48kHz 001 = 32kHz 010 = 24kHz 011 = 16kHz 100 = 12kHz 101 = 8kHz 110 = reserved 111 = reserved
			SCLKEN									Slow timer clock enable. Starts internal timer clock derived by dividing master clock. 0 = disabled 1 = enabled
			Default >>	0	0	0	0 0	0	0	0	0	0x000 reset value

Regis	Register Function Name]	Bit				Description		
Dec	Hex			8	7	6	54	3	2	1	0		
		-	GPIO1PLL	-								Reserved Clock divisor applied to PLL clock for output from a GPIO pin 00 = divide by 1 01 = divide by 2	
		-	GPIO1PL									10 = divide by 2 10 = divide by 3 11 = divide by 4 GPIO1 polarity inversion control 0 = normal logic sense of GPIO signal	
8	08	GPIO	GRIOIPL									0 = norman logic sense of GPIO signal 1 = inverted logic sense of GPIO signal CSB/GPIO1 function select (input default) 000 = use as input subject to MODE pin#18 input logic level 001 = reserved	
			GPIO1SEL									001 = Testricd 010 = Temperature OK status output (logic 0 = thermal shutdown) 011 = DAC automute condition (logic 1 = one or both DACs automuted) 100 = output divided PLL clock 101 = PLL locked condition (logic 1 = PLL locked) 110 = output set to logic 1 condition 111 = output set to logic 0 condition	
			Default >>	0	0	0	0 0	0	0	0	0	0x000 reset value	
		-	JCKMIDEN									Automatically enable internal bias amplifiers on jack detection state as sensed through GPIO pin associated to jack detection function Bit 7 = logic 1: enable bias amplifiers on jack at logic 0 level Bit 8 = logic 1: enable bias amplifiers on jack at logic 1 level	
			JACDEN									Jack detection feature enable 0 = disabled 1 = enable jack detection associated functionality	
9	9 09 Jack detect 1	Jack detect 1	JCKDIO									Select jack detect pin (GPIO1 default) 00 = GPIO1 is used for jack detection feature 01 = GPIO2 is used for jack detection feature 10 = GPIO3 is used for jack detection feature 11 = reserved	
		-										Reserved	
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value	
		-										Reserved Softmute feature control for DACs	
			SOFTMT					L				0 = disabled 1 = enabled	
		-										Reserved	
		-	DACOS									DAC oversampling rate selection (64X default) 0 = 64x oversampling 1 = 128x oversampling	
10	0A	DAC control	AUTOMT									DAC automute function enable 0 = disabled 1 = enabled	
		-	RDACPL									DAC right channel output polarity control 0 = normal polarity 1 = inverted polarity	
		-	LDACPL									DAC left channel output polarity control 0 = normal polarity 1 = inverted polarity	
			Default >>	0	0	0	0 0	0	0	0	0	0x000 reset value	
			LDACVU									DAC volume update bit feature. Write-only bit for synchronized L/R DAC changes If logic = 0 on R11 write, new R11 value stored in temporary register If logic = 1 on R11 write, new R11 and pending R12 values become active	
11	0B	Left DAC volume	LDACGAIN									DAC left digital volume control (0dB default attenuation value). Expressed as an attenuation value in 0.5dB steps as follows: 0000 0000 = digital mute condition 0000 0001 = -127.0dB (highly attenuated) 0000 0010 = -126.5dB attenuation - all intermediate 0.5 step values through maximum – 1111 1110 = -0.5dB attenuation 1111 1111 = 0.0dB attenuation (no attenuation)	
		-	Default >>	0	1	1	1 1	1	1	1	1	0x0FF reset value	

Register		Function	Name					Bit	;				Description
Dec	Hex			8	7	6	5	4 3	2	1	L	0	
			RDACVU										DAC volume update bit feature. Write-only bit for synchronized L/R DAC changes If logic = 0 on R12 write, new R12 value stored in temporary register If logic = 1 on R12 write, new R12 and pending R11 values become active
12	0C	Right DAC volume	RDACGAIN										DAC right digital volume control (0dB default attenuation value). Expressed as an attenuation value in 0.5dB steps as follows: 0000 0000 = digital mute condition 0000 0001 = -127.0dB (highly attenuated) 0000 0010 = -126.5dB attenuation - all intermediate 0.5 step values through maximum volume – 1111 1110 = -0.5dB attenuation 1111 1111 = 0.0dB attenuation (no attenuation)
			Default >>	0	1	1	1	1 1	1	1	l	1	0x0FF reset value
													Reserved
12	60	Jack detect 2	JCKDOEN1										Outputs drivers that are automatically enabled whenever the designated jack detection input is in the logic = 1 condition, and the jack detection feature is enabled Bit 4 = 1: enable Left and Right Headphone output drivers Bit 5 = 1: enable Left and Right Speaker output drivers Bit 6 = 1: enable AUXOUT2 output driver Bit 7 = 1: enable AUXOUT1 output driver
13	0D	Jack detect 2	JCKDOEN0										Outputs drivers that are automatically enabled whenever the designated jack detection input is in the logic = 0 condition, and the jack detection feature is enabled Bit 0 = 1: enable Left and Right Headphone output drivers Bit 1 = 1: enable Left and Right Speaker output drivers Bit 2 = 1: enable AUXOUT2 output driver Bit 3 = 1: enable AUXOUT1 output driver
			Default >>	0	0	0	0	0 0	0	()	0	0x000 reset value
			HPFEN										High pass filter enable control for filter of ADC output data stream 0 = high pass filter disabled 1 = high pass filter enabled
			HPFAM										High pass filter mode selection 0 = normal audio mode, 1 st order 3.7Hz high pass filter for DC blocking 1 = application specific mode, variable 2 nd order high pass filter
			HPF										Application specific mode cutoff frequency selection <see and="" details="" for="" table="" text=""></see>
14	0E	ADC control	ADCOS										ADC oversampling rate selection (64X default) 0 = 64x oversampling rate for reduced power 1 = 128x oversampling for better SNR
													Reserved
			RADCPL										ADC right channel polarity control 0 = normal polarity 1 = sign of RADC output is inverted from normal polarity
			LADCPL										ADC left channel polarity control 0 = normal polarity 1 = sign of LADC output is inverted from normal polarity
			Default >>	1	0	0	0	0 0	0	()	0	0x100 reset value
_			LADCVU										ADC volume update bit feature. Write-only bit for synchronized L/R ADC changes If logic = 0 on R15 write, new R15 value stored in temporary register If logic = 1 on R15 write, new R15 and pending R16 values become active
15	0F	Left ADC volume	LADCGAIN										ADC right digital volume control (0dB default attenuation value). Expressed as an attenuation value in 0.5dB steps as follows: 0000 0000 = digital mute condition 0000 0001 = -127.0dB (highly attenuated) 0000 0010 = -126.5dB attenuation - all intermediate 0.5 step values through maximum volume – 1111 1110 = -0.5dB attenuation 1111 1111 = 0.0dB attenuation (no attenuation)
			Default >>	0	1	1	1	1 1	1	1	l [1	0x0FF reset value

Regis	ter	Function	Name					Bit				Description
Dec	Hex			8	7	6	54	13	2	1	0	
			RADCVU									ADC volume update bit feature. Write-only bit for synchronized L/R ADC changes If logic = 0 on R16 write, new R16 value stored in temporary register If logic = 1 on R16 write, new R16 and pending R15 values become active
16	10	Right ADC volume	RADCGAIN									ADC left digital volume control (0dB default attenuation value). Expressed as an attenuation value in 0.5dB steps as follows: 0000 0000 = digital mute condition 0000 0001 = -127.0dB (highly attenuated) 0000 0010 = -126.5dB attenuation - all intermediate 0.5 step values through maximum volume – 1111 1110 = -0.5dB attenuation 1111 1111 = 0.0dB attenuation (no attenuation)
			Default >>	0	1	1	1 1	1 1	1	1	1	0x0FF reset value
17	11	Reserved										
			EQM									Equalizer and 3D audio processing block assignment. 0 = block operates on digital stream from ADC 1 = block operates on digital stream to DAC (default on reset)
18	12	EQ1 low cutoff	EQ1CF									Reserved Equalizer band 1 low pass -3dB cut-off frequency selection 00 = 80Hz 01 = 105Hz (default) 10 = 135Hz 11 = 175Hz
		cuton	EQ1GC									EQ Band 1 digital gain control. Expressed as a gain or attenuation in 1dB steps 01100 = 0.0dB default unity gain value 00000 = +12dB 00001 = +11dB - all intermediate 1.0dB step values through minimum gain - 11000 = -12dB 11001 and larger values are reserved
			Default >>	1	0	0	1 (0 1	1	0	0	0x12C reset value
			EQ2BW									Equalizer Band 2 bandwidth selection 0 = narrow band characteristic (default) 1 = wide band characteristic
			EQ2CF									Reserved Equalizer Band 2 center frequency selection 00 = 230Hz 01 = 300Hz (default) 10 = 385Hz 11 = 500Hz
19	13	EQ2 - peak 1 -	EQ2GC									EQ Band 2 digital gain control. Expressed as a gain or attenuation in 1dB steps 01100 = 0.0dB default unity gain value 00000 = +12dB 00001 = +11dB - all intermediate 1.0dB step values through minimum gain - 11000 = -12dB 11001 and larger values are reserved
			Default >>	0	0	0	1 (0 1	1	0	0	0x02C reset value
			EQ3BW									Equalizer Band 3 bandwidth selection 0 = narrow band characteristic (default) 1 = wide band characteristic
		-										Reserved
20	14	FO3 most	EQ3CF									Equalizer Band 3 center frequency selection 00 = 650Hz 01 = 850Hz (default) 10 = 1.1kHz 11 = 1.4kHz
20	14	EQ3 - peak 2 -	EQ3GC									EQ Band 3 digital gain control. Expressed as a gain or attenuation in 1dB steps 01100 = 0.0dB default unity gain value 00000 = +12dB 00001 = +11dB - all intermediate 1.0dB step values through minimum gain - 11000 = -12dB 11001 and larger values are reserved
			Default >>	0	0	0	1	0 1	1	0	0	0x02C reset value
		EQ4 - peak 3	EQ4BW	┢	t							Equalizer Band 4 bandwidth selection

22 16 $DOY \cdot ngn$ eutoff EQSGC 01100 = 0.0dB default unity gain value 00000 = +12dB 00001 = +11dB all intermediate 1.0dB step values through minimum gain - 11000 = 0.12dB 23 17 Reserved 24 18 DACLIMEN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 = = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Regis	ter	Function	Name					Bit				Description
Image: Section of the sectio	Dec	Hex			8	7	6	54	13	2	1	0	
21 18 DAC limiter 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 <													1 = wide band characteristic
21 18 D4CLIMATK 0 <td< td=""><td></td><th></th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Reserved</td></td<>													Reserved
24 18 DAC LIMDCY 0 <t< td=""><td></td><th></th><td></td><td>EQ4CF</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>00 = 1.8kHz 01 = 2.4kHz (default) 10 = 3.2kHz 11 = 4.1kHz</td></t<>				EQ4CF									00 = 1.8kHz 01 = 2.4kHz (default) 10 = 3.2kHz 11 = 4.1kHz
22 16 EQSCF Image: Second				EQ4GC									01100 = 0.0dB default unity gain value 00000 = +12dB 00001 = +11dB - all intermediate 1.0dB step values through minimum gain - 11000 = -12dB
22 16 EQ5 - high cutoff EQ5CF Image: second				Default >>	0	0	0	1 () 1	1	0	0	0x02C reset value
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$													Reserved
22 16 DOS^{ormgin}_{cutoff} EQSGC 01100 = 0.0dB default unity gain value 00000 = +12dB -all intermediate 1.0dB step values through minimum gain - 11000 = -12dB 00000 = -12dB -all intermediate 1.0dB step values through minimum gain - 11000 = -12dB 1001 and larger values are reserved 23 17 Reserved Default >> 0 0 10 1 1 0 0 ACLIMEN DACLIMEN DAC digital limiter control bit 0 = disabled DAC sample rate. Duration with each binary bit value. Values given here are for 44.1kHz sample rate 0001 = 1.00ms DACLIMDCY 0 0 0 0.010 = 3.72ms 0101 = 47.8ms 0101 = 47.8ms 0111 = 69.6ms 0011 = 47.8ms 0110 = 46.8us (microseconds) 001 = 2.78ms 0101 = 17.4ms 0110 = 45.8us 0110 = 48.8us 0100 = 3.72ms 0111 through 1111 = 1130ms DAC limiter attack time. Proportional to actual DAC sample rate. Duration with each binary bit value. Values given here are for 44.1kHz sample rate 0001 = 2.78ms 0101 = 2.78ms 0101 = 3.48ms 0101 = 2.72ms 0101 = 2.78ms 0101 = 2.78ms 0101 = 3.44ms 0100 = 1.36ms				EQ5CF									00 = 5.3kHz 01 = 6.9kHz (default) 10 = 9.0kHz 11 = 11.7kHz
23 17 Reserved DAC ligital limiter control bit 0 = disabled 1 = enabled 1 = enabled A DACLIMEN DAC ligital limiter control bit 0 = disabled 1 = enabled B DACLIMEN DAC limiter decay time. Proportional to actual DAC sample rate. Duration with each binary bit value. Values given here are for 44.1kHz sample rate 0000 = 0.544ms 0001 = 1.09ms 0010 = 2.18ms DAC limiter 1 DACLIMDCY DAC limiter 0 DAC limiter attack time. Proportional to actual DAC sample rate. Duration with each binary bit value. Values given here are for 44.1kHz sample rate 0101 = 34.8ms 0101 = 278ms 1010 = 576ms 1011 through 1111 = 1130ms DAC limiter 1 DACLIMATK DAC limiter attack time. Proportional to actual DAC sample rate. Duration with each binary bit value. Values given here are for 44.1kHz sample rate 0000 = 68.0us (microseconds) 0010 = 174ms 1010 = 272us (default) 0011 = 544ms 0101 = 2.18ms 0111 = 8.72ms 1000 = 17.4ms 1001 = 2.18ms 0110 = 4.36ms 1010 = 34.8ms 1010 = 0.6ms	22	16			0	0	0	1 () 1	1	0	0	00000 = +12dB 00001 = +11dB - all intermediate 1.0dB step values through minimum gain - 11000 = -12dB 11001 and larger values are reserved
DACLIMEN DACLIMEN DAC digital limiter control bit 0 = disabled 1 = enabled DAC limiter DAC limiter decay time. Proportional to actual DAC sample rate. Duration with each binary bit value. Values given here are for 44.1kHz sample rate 0000 = 0.544ms 0010 = 2.18ms 0010 = 2.18ms 0010 = 2.18ms 0010 = 1.09ms 0010 = 1.09ms 0010 = 1.74ms 0110 = 34.8ms 1001 = 17.4ms 0101 = 17.4ms 0101 = 17.4ms 0101 = 17.4ms 0101 = 2.78ms 1001 = 2.78ms 1001 = 2.78ms 1001 = 2.78ms 1001 = 2.78ms 1001 = 2.78ms 1001 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.00000 = 1.000000 = 1.00000 = 1.00000 = 1.000000 = 1.000000 = 1.000000 = 1.0000000000	22	17	Deserved	Domait	Ŭ	Ŭ	Ŭ				Ŭ	Ŭ	
24 18 DAC limiter 1 DAC limiter 1 DACLIMDCY Image: Constraint of the second seco	23	17	Kesel veu	DACLIMEN									0 = disabled
DACLIMATK with each binary bit value. Values given here are for 44.1kHz sample rate 0000 = 68.0us (microseconds) 0001 = 136us 0010 = 272us (default) 0011 = 544us 0100 = 1.09ms (milliseconds) 0101 = 2.18ms 0110 = 4.36ms 0111 = 8.72ms 1000 = 17.4ms 1000 = 17.4ms 1001 = 34.8ms 1010 = 69.6ms	24	18		DACLIMDCY									$\begin{array}{l} 0000 = 0.544 \mathrm{ms} \\ 0001 = 1.09 \mathrm{ms} \\ 0010 = 2.18 \mathrm{ms} \\ 0011 = 4.36 \mathrm{ms} \left(\mathrm{default}\right) \\ 0100 = 8.72 \mathrm{ms} \\ 0101 = 17.4 \mathrm{ms} \\ 0110 = 34.8 \mathrm{ms} \\ 0111 = 69.6 \mathrm{ms} \\ 1000 = 139 \mathrm{ms} \\ 1001 = 278 \mathrm{ms} \\ 1010 = 566 \mathrm{ms} \end{array}$
Default >> 0 0 0 1 1 0 0 1 1 0 0 0 1 0 0x032 reset value							0						0000 = 68.0us (microseconds) 0001 = 136us 0010 = 272us (default) 0011 = 544us 0100 = 1.09ms (milliseconds) 0101 = 2.18ms 0110 = 4.36ms 0110 = 4.36ms 1010 = 17.4ms 1000 = 17.4ms 1001 = 34.8ms 1010 = 69.6ms 1011 through 1111 = 139ms

Regis	ster	Function	Name					Bit	;			Description
Dec	Hex			8	7	6	54	13	2	1	0	
												Reserved
		DAC limiter	DACLIMTHL									DAC limiter threshold in relation to full scale output level (0.0dB = full scale) 000 = -1.0dB 001 = -2.0dB 010 = -3.0dB 011 = -4.0dB 100 = -5.0dB 101 through 111 = -6.0dB
25	19	2	DACLIMBST									DAC limiter maximum automatic gain boost in limiter mode. If R24 limiter mode is disabled, specified gain value will be applied in addition to other gain values in the signal path. 0000 = 0.0dB (default) 0001 = +1.0dB - Gain value increases in 1.0dB steps for each binary value – 1100 = +12dB (maximum allowed boost value) 1101 through 1111 = reserved
			Default >>	0	0	0	0 0	0 0	0	0	0	0x000 reset value
26	1A	Reserved										
			NFCU1									Update bit feature for simultaneous change of all notch filter parameters. Write-only bit. Logic 1 on R27 register write operation causes new R27 value and any pending value in R28, R29, or R30 to go into effect. Logic 0 on R27 register write causes new value to be pending an update bit event on R27, R28, R29, or R30.
27	1B	Notch filter 1	NFCEN									Notch filter control bit 0 = disabled 1 = enabled
			NFCA0[13:7]									Notch filter A0 coefficient most significant bits. See text and table for details.
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value
			NFCU2									Update bit feature for simultaneous change of all notch filter parameters. Write-only bit. Logic 1 on R28 register write operation causes new R28 value and any pending value in R27, R29, or R30 to go into effect. Logic 0 on R28 register write causes new value to be pending an update bit event on R27, R28, R29, or R30.
28	1C	Notch filter 2										Reserved
			NFCAO[6:0]									Notch filter A0 coefficient least significant bits. See text and table for details.
			Default >>	0	0	0	0 0	0	0	0	0	0x000 reset value
			NFCU3									Update bit feature for simultaneous change of all notch filter parameters. Write-only bit. Logic 1 on R29 register write operation causes new R29 value and any pending value in R27, R28, or R30 to go into effect. Logic 0 on R29 register write causes new value to be pending an update bit event on R27, R28, R29, or R30.
29	1D	Notch filter 3										Reserved
			NFCA1[13:7]									Notch filter A1 coefficient most significant bits. See text and table for details.
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value
	1E		NFCU4									Update bit feature for simultaneous change of all notch filter parameters. Write-only bit. Logic 1 on R30 register write operation causes new R30 value and any pending value in R27, R28, or R29 to go into effect. Logic 0 on R30 register write causes new value to be pending an update bit event on R27, R28, R29, or R30.
30		Notch filter 4										Reserved
			NFCA1[6:0]									Notch filter A1 coefficient least significant bits. See text and table for details.
			Default >>	0	0	0	00	0 0	0	0	0	0x000 reset value
31	1F	Reserved										

Regis	ster	Function	Name				Bit				Description
Dec	Hex			8	7	6 5	4 3	2	1	0	
			ALCEN								Automatic Level Control function control bits 00 = right and left ALCs disabled 01 = only right channel ALC enabled 10 = only left channel ALC enabled 11 = both right and left channel ALCs enabled
											reserved
32	20	ALC control 1	ALCMXGAIN								Set maximum gain limit for PGA volume setting changes under ALC control 111 = +35.25dB (default) 110 = +29.25dB 101 = +23.25dB 010 = +17.25dB 011 = +11.25dB 010 = +5.25dB 001 = -0.75dB 000 = -6.75dB
			ALCMNGAIN								Set minimum gain value limit for PGA volume setting changes under ALC control 000 = -12dB (default) 001 = -6.0dB 010 = 0.0dB 011 = +6.0dB 100 = +12dB 101 = +18dB 110 = +24dB 111 = +30dB
			Default >>	0	0	0 1	1 1	0	0	0	0x038 reset value
											Reserved
			ALCHT								Hold time before ALC automated gain increase 0000 = 0.00ms (default) 0001 = 2.00ms 0010 = 4.00ms - time value doubles with each bit value increment – 1001 = 512ms 1010 through 1111 = 1000ms
33	21	ALC control 2	ALCSL								ALC target level at ADC output 1111 = -1.5dB below full scale (FS) 1110 = -1.5dB FS (same value as 1111) 1101 = -3.0dB FS 1100 = -4.5dB FS 1011 = -6.0dB FS (default) - target level varies 1.5dB per binary step throughout control range – 0001 = -21.0dB FS 0000 = -22.5dB FS (lowest possible target signal level)
			Default >>	0	0	0 0	0 1	0	1	1	0x00B reset value

Regis	ster	Function	Name					Bit					Description
Dec	Hex			8	7	6	5	4 3	2	1	1	D	
34	22	ALC control	ALCM										ALC mode control setting 0 = normal ALC operation 1 = Limiter Mode operation ALC decay time duration per step of gain change for gain increase of 0.75dB of PGA gain. Total response time can be estimated by the total number of steps necessary to compensate for a given magnitude change in the signal. For example, a 6dB decrease in the signal would require eight ALC steps to compensate. Step size for each mode is given by: Normal Mode Limiter Mode 0000 = 500us 0000 = 125us 0001 = 2.0ms 0001 = 250us 0010 = 2.0ms (default) 0010 = 2.0ms 1000 = 32ms 1001 = 256ms 1001 = 64ms 1010 through 1111 = 512ms 1010 through 1111 = 128ms
		3.	ALCATK Default >>	0		0	1	1 0	0			0	ALC attack time duration per step of gain change for gain decrease of 0.75dB of PGA gain. Total response time can be estimated by the total number of steps necessary to compensate for a given magnitude change in the signal. For example, a 6dB increase in the signal would require eight ALC steps to compensate. Step size for each mode is given by: <u>Normal Mode</u> Limiter Mode 0000 = 125us 0000 = 31us 0001 = 250us 0001 = 62us 0010 = 500us (default) 0010 = 124us (default)
				0	0	0	1	1 0	0	1		5	
		·	Reserved									_	Reserved ALC noise gate function control bit
			ALCNEN										0 = disabled $1 = enabled$
35	23	Noise gate	ALCNTH										ALC noise gate threshold level 000 = -39dB (default) 001 = -45dB 010 = -51dB 010 = -57dB 100 = -69dB 110 = -75dB 111 = -81dB
			Default >>	0	0	0	0	1	0	() (0	0x010 reset value
36	24	DELAT	PLLMCLK										Reserved Control bit for divide by 2 pre-scale of MCLK path to PLL clock input 0 = MCLK divide by 1 (default) 1 = MCLK divide by 2
30	24	PLL N	PLLN										Integer portion of PLL input/output frequency ratio divider. Decimal value should be constrained to 6, 7, 8, 9, 10, 11, or 12. Default decimal value is 8. See text for details.
			Default >>	0	0	0	0	0 1	0	() (0	0x008 reset value
							Ľ						Reserved
37	25	PLL K 1	PLLK[23:18]										High order bits of fractional portion of PLL input/output frequency ratio divider. See text for details.
			Default >>	0	0	0	0	0 1	1	() (0	0x00C reset value
38	26	PLL K 2	PLLK[17:9]										Middle order bits of fractional portion of PLL input/output frequency ratio divider. See text for details.
50	20	1 LL K 4	Default >>	0	1	0	0	1 0	0	1	1	1	0x093 reset value
39	27	PLL K 3	PLLK{8:0]										Low order bits of fractional portion of PLL input/output frequency ratio divider. See text for details.
39	21	1 LL K 3	Default >>	0	1	1	1	0 1	0	() 1	1	0x0E9 reset value
40	28	Reserved											Reserved

Regis	ter	Function	Name				B	it				Description
Dec	Hex			8	7	6 5	4	3	2	1	0	
				ľ			ľ					Reserved
41	29	3D control	3DDEPTH									3D Stereo Enhancement effect depth control 0000 = 0.0% effect (disabled, default) 0001 = 6.67% effect 0010 = 13.3% effect - effect depth varies by 6.67% per binary bit value – 1110 = 93.3% effect 1111 = 100% effect (maximum effect)
			Default >>	0	0	0 0	0	0	0	0	0	0x000 reset value
42	2A	Reserved										
												Reserved
			RMIXMUT									Mutes the RMIX speaker signal gain stage output in the right speaker submixer 0 = gain stage output enabled 1 = gain stage output muted
			RSUBBYP									Right speaker submixer bypass control 0 = right speaker amplifier directly connected to RMIX speaker signal gain stage 1 = right speaker amplifier connected to submixer output (inverts RMIX for BTL)
43	2B	Right Speaker Submixer	RAUXRSUBG									RAUXIN to Right Speaker Submixer input gain control 000 = -15dB (default) 001 = -12dB 010 = -9.0dB 011 = -6.0dB 100 = -3.0dB 101 = 0.0dB 111 = +3.0dB 111 = +6.0dB
			RAUXSMUT									RAUXIN to Right Speaker Submixer mute control 0 = RAUXIN path to submixer is muted 1 = RAUXIN path to submixer is enabled
			Default >>	0	0	0 0	0	0	0	0	0	0x000 reset value
			MICBIASV									Microphone bias voltage selection control. Values change slightly with R58MICBIAS mode selection control. Open circuit voltage on MICBIAS pin#32 isshown as follows as a fraction of the VDDA pin#31 supply voltage.Normal ModeLow Noise Mode $00 = 0.9x$ $00 = 0.85x$ $01 = 0.65x$ $01 = 0.60x$ $10 = 0.75x$ $10 = 0.70x$ $11 = 0.50x$ $11 = 0.50x$
			RLINRPGA									RLIN right line input path control to right PGA positive input 0 = RLIN not connected to PGA positive input (default) 1 = RLIN connected to PGA positive input
			RMICNRPGA									RMICN right microphone negative input to right PGA negative input path control 0 = RMICN not connected to PGA negative input (default) 1 = RMICN connected to PGA negative input
44	2C	Input control	RMICPRPGA									RMICP right microphone positive input to right PGA positive input enable 0 = RMICP not connected to PGA positive input (default) 1 = RMICP connected to PGA positive input
												Reserved
			LLINLPGA									LLIN right line input path control to left PGA positive input 0 = LLIN not connected to PGA positive input (default) 1 = LLIN connected to PGA positive input
			LMICNLPGA									LMICN left microphone negative input to left PGA negative input path control 0 = LMICN not connected to PGA negative input (default) 1 = LMICN connected to PGA negative input
			LMICPLPGA									LMICP left microphone positive input to left PGA positive input enable 0 = LMICP not connected to PGA positive input (default) 1 = LMICP connected to PGA positive input
			Default >>	0	0	0 1	1	0	0	1	1	0x033 reset value

Regis	ter	Function	Name					Bit					Description
Dec	Hex			8	7	6	54	13	2	1	1 (D	
			LPGAU LPGAZC										PGA volume update bit feature. Write-only bit for synchronized L/R PGA changes If logic = 0 on R45 write, new R45 value stored in temporary register If logic = 1 on R45 write, new R45 and pending R46 values become active Left channel input zero cross detection enable 0 = gain changes to PGA register happen immediately (default)
			LPGAMT										 1 = gain changes to PGA happen pending zero crossing logic Left channel mute PGA mute control 0 = PGA not muted, normal operation (default) 1 = PGA in muted condition not connected to LADC Mix/Boost stage
45	2D	Left input PGA gain	LPGAGAIN										Left channel input PGA volume control setting. Setting becomes active when allowed by zero crossing and/or update bit features. 01 0000 = 0.0dB default setting 00 0000 = -12dB 00 0001 = -11.25dB - volume changes in 0.75dB steps per binary bit value – 11 1110 = +34.50dB 11 1111 = +35.25dB
			Default >>	0	0	0	0	10	0	() (0	0x010 reset value
			RPGAU										PGA volume update bit feature. Write-only bit for synchronized L/R PGA changes If logic = 0 on R46 write, new R46 value stored in temporary register If logic = 1 on R46 write, new R46 and pending R45 values become active
			RPGAZC										Right channel input zero cross detection enable 0 = gain changes to PGA register happen immediately 1 = gain changes to PGA happen pending zero crossing logic
			RPGAMT										Right channel mute PGA mute control 0 = PGA not muted, normal operation (default) 1 = PGA in muted condition not connected to RADC Mix/Boost stage
46	2E	Right input PGA gain	RPGAGAIN										Right channel input PGA volume control setting. Setting becomes active when allowed by zero crossing and/or update bit features. 01 0000 = 0.0dB default setting 00 0000 = -12dB 00 0001 = -11.25dB - volume changes in 0.75dB steps per binary bit value – 11 1110 = +34.50dB 11 1111 = +35.25dB
			Default >>	0	0	0	0	1 0	0	() (0	0x010 reset value
			LPGABST										Left channel PGA boost control 0 = no gain between PGA output and LPGA Mix/Boost stage input 1 = +20dB gain between PGA output and LPGA Mix/Boost stage input
													Reserved
47	2F	L oft ADC	LPGABSTGAIN										Gain value between LLIN line input and LPGA Mix/Boost stage input 000 = path disconnected (default) 001 = -12dB 010 = -9.0dB 011 = -6.0dB 100 = -3.0dB 101 = 0.0dB 110 = +3.0dB 111 = +6.0dB
				L									Reserved
			LAUXBSTGAIN			_							Gain value between LAUXIN auxiliary input and LPGA Mix/Boost stage input 000 = path disconnected (default) 001 = -12dB 010 = -9.0dB 011 = -6.0dB 100 = -3.0dB 101 = 0.0dB 110 = +3.0dB 111 = +6.0dB
			Default >>	1	0	0	0 (0 0	0	() (O	0x100 reset value

Regis	ster	Function	Name				ł	Bit				Description
Dec	Hex			8	7	6	54	3	2	1	0	
			RPGABST									Right channel PGA boost control 0 = no gain between PGA output and RPGA Mix/Boost stage input 1 = +20dB gain between PGA output and RPGA Mix/Boost stage input
												Reserved
48	30	Right ADC boost	RPGABSTGAIN									Gain value between RLIN line input and RPGA Mix/Boost stage input 000 = path disconnected (default) 001 = -12 dB 010 = -9.0 dB 011 = -6.0 dB 100 = -3.0 dB 110 = +3.0 dB 111 = +6.0 dB
			Reserved									Reserved
			RAUXBSTGAIN									Gain value between RAUXIN auxiliary input and RPGA Mix/Boost stage input 000 = path disconnected (default) 001 = -12dB 010 = -9.0dB 011 = -6.0dB 100 = -3.0dB 101 = 0.0dB 110 = +3.0dB 111 = +6.0dB
			Default >>	1	0	0 0	00	0	0	0	0	0x100 reset value
												Reserved
			LDACRMX									Left DAC output to RMIX right output mixer cross-coupling path control 0 = path disconnected (default) 1 = path connected
			RDACLMX									Right DAC output to LMIX left output mixer cross-coupling path control 0 = path disconnected (default) 1 = path connected
			AUX1BST									AUXOUT1 gain boost control 0 = preferred setting for 3.6V and lower operation, -1.0x gain (default) 1 = required setting for greater than 3.6V operation, +1.5x gain
49	31	Output control	AUX2BST									AUXOUT2 gain boost control 0 = preferred setting for 3.6V and lower operation, -1.0x gain (default) 1 = required setting for greater than 3.6V operation, +1.5x gain
			SPKBST									LSPKOUT and RSPKOUT speaker amplifier gain boost control 0 = preferred setting for 3.6V and lower operation, -1.0x gain (default) 1 = required setting for greater than 3.6V operation, +1.5x gain
			TSEN									Thermal shutdown enable protects chip from thermal destruction on overload 0 = disable thermal shutdown (engineering purposes, only) 1 = enable (default) strongly recommended for normal operation
			AOUTIMP									Output resistance control option for tie-off of unused or disabled outputs. Unused outputs tie to internal voltage reference for reduced pops and clicks. $0 = \text{nominal tie-off impedance value of } 1 \text{k}\Omega \text{ (default)}$ $1 = \text{nominal tie-off impedance value of } 30 \text{k}\Omega$
			Default >>	0	0	0	00	0	0	1	0	0x002 reset value

Regi	ster	Function	Name]	Bit				Description
Dec	Hex			8	7	6	54	3	2	1	0	
			LAUXMXGAIN									Gain value between LAUXIN auxiliary input and input to LMAIN left output mixer 000 = -15dB (default) 001 = -12dB 010 = -9.0dB 011 = -6.0dB 100 = -3.0dB 101 = 0.0dB 110 = +3.0dB 111 = +6.0dB
			LAUXLMX									LAUXIN input to LMAIN left output mixer path control 0 = LAUXIN not connected to LMAIN left output mixer (default) 1 = LAUXIN connected to LMAIN left output mixer
50	32	Left mixer	LBYPMXGAIN									Gain value for bypass from LADC Mix/Boost output to LMAIN left output mixer. 000 = -15dB (default) 001 = -12dB 010 = -9.0dB 011 = -6.0dB 100 = -3.0dB 101 = 0.0dB 110 = +3.0dB 111 = +6.0dB
			LBYPLMX									Left bypass path control from LADC Mix/Boost output to LMAIN left output mixer 0 = path not connected 1 = bypass path connected
			LDACLMX									Left DAC output to LMIX left output mixer path control 0 = path disconnected (default) 1 = path connected
			Default >>	0	0	0	00	0	0	0	1	0x001 reset value
			RAUXMXGAIN									Gain value between LAUXIN auxiliary input and input to LMAIN left output mixer 000 = -15dB (default) 001 = -12dB 010 = -9.0dB 100 = -3.0dB 100 = -3.0dB 101 = 0.0dB 110 = +3.0dB 111 = +6.0dB
			RAUXRMX									RAUXIN input to RMAIN right output mixer path control 0 = RAUXIN not connected to RMAIN right output mixer (default) 1 = RAUXIN connected to RMAIN right output mixer
51	33	Right mixer	RBYPMXGAIN									Gain value for bypass from LADC Mix/Boost output to LMAIN left output mixer. 000 = -15dB (default) 001 = -12dB 010 = -9.0dB 011 = -6.0dB 100 = -3.0dB 101 = 0.0dB 111 = +3.0dB 111 = +6.0dB
			RBYPRMX									Right bypass path control from RADC Mix/Boost output to RMAIN r output mixer 0 = path not connected 1 = bypass path connected
			RDACRMX									Right DAC output to RMIX right output mixer path control 0 = path disconnected (default) 1 = path connected
			Default >>	0	0	0	00	0	0	0	1	0x001 reset value

Regis	ster	Function	Name					Bit	;			Description
Dec	Hex			8	7	6	5	4 3	2	1	0	
			LHPVU									Headphone output volume update bit feature. Write-only bit for synchronized changes of left and right headphone amplifier output settings If logic = 0 on R52 write, new R52 value stored in temporary register If logic = 1 on R52 write, new R52 and pending R53 values become active
			LHPZC									Left channel input zero cross detection enable 0 = gain changes to left headphone happen immediately (default) 1 = gain changes to left headphone happen pending zero crossing logic
			LHPMUTE									Left headphone output mute control 0 = headphone output not muted, normal operation (default) 1 = headphone in muted condition not connected to LMIX output stage
52	34	LHP volume	LHPGAIN									Left channel headphone output volume control setting. Setting becomes active when allowed by zero crossing and/or update bit features. 11 1001 = 0.0dB default setting 00 0000 = -57dB 00 0001 = -56dB - volume changes in 1.0dB steps per binary bit value – 11 1110 = +5.0dB 11 1111 = +6.0dB
			Default >>	0	0	0	1	1 1	0	0	1	0x039 reset value
			RHPVU									Headphone output volume update bit feature. Write-only bit for synchronized changes of left and right headphone amplifier output settings If logic = 0 on R53 write, new R53 value stored in temporary register If logic = 1 on R53 write, new R53 and pending R52 values become active
			RHPZC									Right channel input zero cross detection enable 0 = gain changes to right headphone happen immediately (default) 1 = gain changes to right headphone happen pending zero crossing logic
			RHPMUTE									Right headphone output mute control 0 = headphone output not muted, normal operation (default) 1 = headphone in muted condition not connected to RMIX output stage
53	35	RHP volume	RHPGAIN									Right channel headphone output volume control setting. Setting becomes active when allowed by zero crossing and/or update bit features. 11 1001 = 0.0dB default setting 00 0000 = -57dB 00 0001 = -56dB - volume changes in 1.0dB steps per binary bit value – 11 1110 = +5.0dB 11 1111 = +6.0dB
			Default >>	0	0	0	1	1 1	0	0	1	0x039 reset value
			LSPKVU									Loudspeaker output volume update bit feature. Write-only bit for synchronized changes of left and right headphone amplifier output settings If logic = 0 on R54 write, new R54 value stored in temporary register If logic = 1 on R54 write, new R54 and pending R55 values become active
			LSPKZC									Left loudspeaker LSPKOUT output zero cross detection enable 0 = gain changes to left loudspeaker happen immediately (default) 1 = gain changes to left loudspeaker happen pending zero crossing logic
		LSPKOUT	LSPKMUTE									Right loudspeaker LSPKOUT output mute control 0 = loudspeaker output not muted, normal operation (default) 1 = loudspeaker in muted condition
54	36	volume	LSPKGAIN Default >>	0	0	0	1	1 1	0	0	1	Left loudspeaker output volume control setting. Setting becomes active when allowed by zero crossing and/or update bit features. 11 1001 = 0.0dB default setting 00 0000 = -57dB 00 0001 = -56dB - volume changes in 1.0dB steps per binary bit value – 11 1110 = +5.0dB 11 1111 = +6.0dB 0x039 reset value



Loudspeaker output volume update bit feature. Write-only bit for synchronized changes of left and right headphone amplifier output settings

Regis	ster	Function	Name					Bit					Description
Dec	Hex			8	7	6	54	13	2	1	()	
			RSPKZC										If logic = 0 on R55 write, new R55 value stored in temporary register If logic = 1 on R55 write, new R55 and pending R54 values become active Right loudspeaker RSPKOUT output zero cross detection enable 0 = gain changes to right loudspeaker happen immediately (default) 1 = gain changes to right loudspeaker happen pending zero crossing logic
			RSPKMUTE										a = gain changes to fight loadspeaker mappen penang zero clossing logic Right loadspeaker as provided and the second se
			RSPKGAIN										Right loudspeaker output volume control setting. Setting becomes active when allowed by zero crossing and/or update bit features. 11 1001 = 0.0dB default setting 00 0000 = -57dB 00 0001 = -56dB - volume changes in 1.0dB steps per binary bit value – 11 1110 = +5.0dB 11 1111 = +6.0dB
			Default >>	0	0	0	1 1	1	0	0	1	1	0x039 reset value
			AUXOUT2MT	_									Reserved AUXOUT2 output mute control 0 = output not muted, normal operation (default) 1 = output in muted condition
			AUX1MIX>2									_	Reserved AUX1 Mixer output to AUX2 MIXER input path control 0 = path not connected 1 = path connected
56	38	AUX2 MIXER	LADCAUX2										Left LADC Mix/Boost output LINMIX path control to AUX2 MIXER input 0 = path not connected 1 = path connected
			LMIXAUX2										Left LMAIN MIXER output to AUX2 MIXER input path control 0 = path not connected 1 = path connected
			LDACAUX2										Left DAC output to AUX2 MIXER input path control 0 = path not connected 1 = path connected
			Default >>	0	0	0	0 0	0	0	0	1	1	0x001 reset value
			AUXOUT1MT									_	Reserved AUXOUT1 output mute control 0 = output not muted, normal operation (default) 1 = output in muted condition
			AUX1HALF										AUXOUT1 6dB attenuation enable 0 = output signal at normal gain value (default) 1 = output signal attenuated by 6.0dB
			LMIXAUX1										Left LMAIN MIXER output to AUX1 MIXER input path control 0 = path not connected 1 = path connected
57	39	AUX1 MIXER	LDACAUX1										Left DAC output to AUX1 MIXER input path control 0 = path not connected 1 = path connected
			RADCAUX1										Right RADC Mix/Boost output RINMIX path control to AUX1 MIXER input 0 = path not connected 1 = path connected
			RMIXAUX1										Right RMIX output to AUX1 MIXER input path control 0 = path not connected 1 = path connected
			RDACAUX1										Right DAC output to AUX1 MIXER input path control 0 = path not connected 1 = path connected
			Default >>	0	0	0	00	0	0	0	1	1	0x001 reset value

58	3A Power 4	LPDAC		Reduce DAC supply current 50% in low power operating mode 0 = normal supply current operation (default) 1 = 50% reduced supply current mode
----	---------------	-------	--	---

Register		Function	Name				ł	Bit				Description
Dec	Hex			8	7	6	54	3	2	1	0	
			LPIPBST									Reduce ADC Mix/Boost amplifier supply current 50% in low power operating mode 0 = normal supply current operation (default) 1 = 50% reduced supply current mode
			LPADC									Reduce ADC supply current 50% in low power operating mode 0 = normal supply current operation (default) 1 = 50% reduced supply current mode
			LPSPKD									Reduce loudspeaker amplifier supply current 50% in low power operating mode 0 = normal supply current operation (default) 1 = 50% reduced supply current mode
			MICBIASM									Microphone bias optional low noise mode configuration control 0 = normal configuration with low-Z micbias output impedance 1 = low noise configuration with 200-ohm micbias output impedance
			REGVOLT									Regulator voltage control power reduction options 00 = normal 1.80Vdc operation (default) 01 = 1.61Vdc operation 10 = 1.40 Vdc operation 11 = 1.218 Vdc operation
			IBADJ									Master bias current power reduction options 00 = normal operation (default) 01 = 25% reduced bias current from default 10 = 14% reduced bias current from default 11 = 25% reduced bias current from default
			Default >>	0	0	0	0	0	0	0	0	0x000 reset value
59	3B	Left time slot	LTSLOT[8:0]									Left channel PCM time slot start count: LSB portion of total number of bit times to wait from frame sync before clocking audio channel data. LSB portion is combined with MSB from R60 to get total number of bit times to wait.
			Default >>	0	0	0	0 0	0	0	0	0	0x000 reset value
			PCMTSEN									Time slot function enable for PCM mode.
	TRI Tri state ADC	Tri state ADC out after second half of LSB enable										
			PCM8BIT									8-bit word length enable
			PUDEN									ADCOUT output driver 1 = enabled (default) 0 = disabled (driver in high-z state)
60			PUDPE									ADCOUT passive resistor pull-up or passive pull-down enable 0 = no passive pull-up or pull-down on ADCOUT pin 1 = passive pull-up resistor on ADCOUT pin if PUDPS = 1 1 = passive pull-down resistor on ADCOUT pin if PUDPS = 0
60	3C	Misc.	PUDPS									ADCOUT passive resistor pull-up or pull-down selection 0 = passive pull-down resistor applied to ADCOUT pin if PUDPE = 1 1 = passive pull-down resistor applied to ADCOUT pin if PUDPE = 1
												Reserved
			RTSLOT[9]									Right channel PCM time slot start count: MSB portion of total number of bit times to wait from frame sync before clocking audio channel data. MSB is combined with LSB portion from R61 to get total number of bit times to wait.
			LTSLOT[9]									Left channel PCM time slot start count: MSB portion of total number of bit times to wait from frame sync before clocking audio channel data. MSB is combined with LSB portion from R59 to get total number of bit times to wait.
			Default >>	0	0	0	10	0	0	0	0	0x020 reset value
61	3D	Right time slot	RTSLOT[8:0]									Right channel PCM time slot start count: LSB portion of total number of bit times to wait from frame sync before clocking audio channel data. LSB portion is combined with MSB from R60 to get total number of bit times to wait.
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value
		Device										Reserved
62	3E	Revision	REV									Device Revision Number for readback over control interface = read-only value
		Number	Default >>	0	0	x	ĸx	x	x	x	x	0x07F for RevA silicon
63	3F	Device ID#		0	0	0) 1	1	0	1	0	0x01A Device ID equivalent to control bus address = read-only value

Register		Function	Function Name]	Bit				Description		
Dec	Hex			8	7	6	54	13	2	1	0			
			MOD Dither						_	-		Dither added to DAC modulator to eliminate all non-random noise 0 0000 = dither off 1 0001 = nominal optimal dither 1 1111 = maximum dither		
65	41	DAC Dither	Analog Dither					Dither added to DAC analog output to eliminate all non-rand 0000 = dither off 0100 = nominal optimal dither 1111 = maximum dither		0100 = nominal optimal dither				
			Default >>	1	0	0	01	0	1	0	0	0x114 reset value		
			ALCTBLSEL									Selects one of two tables used to set the target level for the ALC 0 = default recommended target level table spanning -1.5dB through -22.5dB FS 1 = optional ALC target level table spanning -6.0dB through -28.5dB FS		
70	46	ALC Enhancement	ALCPKSEL									Choose peak or peak-to-peak value for ALC threshold logic 0 = use rectified peak detector output value 1 = use peak-to-peak detector output value		
		1	ALCNGSEL									Choose peak or peak-to-peak value for Noise Gate threshold logic 0 = use rectified peak detector output value 1 = use peak-to-peak detector output value		
			ALCGAINL	_		0						Real time readout of instantaneous gain value used by left channel PGA		
			Default >>	0	0	0	υC	<i>v</i> 0	0	0	0	0x000 reset value		
71	ALC PKLIMENA Enable control for ALC fast peak limiter function 0 = enabled (default) 1 = disabled		0 = enabled (default) $1 = disabled$											
/1	47	Enhancement 2	Reserved									Reserved		
			ALCGAINR Default >>	0	0	0	0.0	0 0	0	0	0	Real time readout of instantaneous gain value used by right channel PGA 0x000 reset value		
			Default >>	0	0	0	υt	0	0	0	0	Reserved		
ADCB_OVER ADCB_O	ADC_Bias Current Override bit 0 = 100% Bias current for 48kHz Sampling													
		10 0 W	PLL49MOUT									Reserved Enable 49MHz PLL output 0 = Divide by 4 block enabled		
72	48	192kHz Sampling	DAC_OSR32x				_				F	1 = Divide by 2 block enabled Enable DAC_OSR32x 0 = DAC_OSR32x disabled		
			ADC_OSR32x									1 = DAC_OSR32x enabled Enable ADC_OSR32x 0 = ADC_OSR32x disabled		
			D.C. Iv.	0	0	0	0.0	1	0	0	0	1 = ADC_OSR32x enabled 0x008 reset value		
_			Default>>	0	0	0	00) 1	0	0	0			
			4WSPIENA									Set SPI control bus mode regardless of state of Mode pin 0 = normal operation (default) 1 = force SPI 4-wire mode regardless of state of Mode pin		
			FSERRVAL									Short frame sync detection period value 00 = trigger if frame time less than 255 MCLK edges 01 = trigger if frame time less than 253 MCLK edges 10 = trigger if frame time less than 254 MCLK edges 11 = trigger if frame time less than 255 MCLK edges		
	FSERFLSH Enable DSP state flush on short frame sync event 0 = ignore short frame sync events (default)													
73	49	Misc	FSERRENA									Enable control for short frame cycle detection logic 0 = short frame cycle detection logic enabled 1 = short frame cycle detection logic disabled		
73	49	Misc Controls	FSERRENA									 0 = short frame cycle detection logic enabled 1 = short frame cycle detection logic disabled Enable control to delay use of notch filter output when filter is enabled 0 = delay using notch filter output 512 sample times after notch enabled (default) 1 = use notch filter output immediately after notch filter is enabled 		
73	49											0 = short frame cycle detection logic enabled 1 = short frame cycle detection logic disabled Enable control to delay use of notch filter output when filter is enabled 0 = delay using notch filter output 512 sample times after notch enabled (default) 1 = use notch filter output immediately after notch filter is enabled Enable control to mute DAC limiter output when softmute is enabled 0 = DAC limiter output may not move to exactly zero during Softmute (default) 1 = DAC limiter output muted to exactly zero during softmute		
73	49		NOTCHDLY									 0 = short frame cycle detection logic enabled 1 = short frame cycle detection logic disabled Enable control to delay use of notch filter output when filter is enabled 0 = delay using notch filter output 512 sample times after notch enabled (default) 1 = use notch filter output immediately after notch filter is enabled Enable control to mute DAC limiter output when softmute is enabled 0 = DAC limiter output may not move to exactly zero during Softmute (default) 1 = DAC limiter output muted to exactly zero during softmute Enable control to use PLL output when PLL is not in phase locked condition 0 = PLL VCO output disabled when PLL is in unlocked condition (default) 1 = PLL VCO output used as-is when PLL is in unlocked condition 		
73	49		NOTCHDLY	0	0				0	0	0	 0 = short frame cycle detection logic enabled 1 = short frame cycle detection logic disabled Enable control to delay use of notch filter output when filter is enabled 0 = delay using notch filter output 512 sample times after notch enabled (default) 1 = use notch filter output immediately after notch filter is enabled Enable control to mute DAC limiter output when softmute is enabled 0 = DAC limiter output may not move to exactly zero during Softmute (default) 1 = DAC limiter output muted to exactly zero during softmute Enable control to use PLL output when PLL is not in phase locked condition 0 = PLL VCO output disabled when PLL is in unlocked condition (default) 		

Register		Function	Name					Bi	t				Description			
Dec Hex				8	7	6	5	4 3	2	2	1	0				
		Tie-Off Direct											0 = ignore Register 0x4A bits to control input tie-off resistor switching 1 = use Register 0x4A bits to override automatic tie-off resistor switching			
		Manual Control	MANRAUX										If MANUINEN = 1, use this bit to control right aux input tie-off resistor switch 0 = Tie-off resistor switch for RAUXIN input is forced open 1 = Tie-off resistor switch for RAUXIN input is forced closed			
			MANRLIN										If MANUINEN = 1, use this bit to control right line input tie-off resistor switch 0 = Tie-off resistor switch for RLIN input is forced open 1 = Tie-off resistor switch for RLIN input is forced closed			
			MANRMICN										If MANUINEN = 1, use this bit to control right PGA inverting input tie-off switch 0 = Tie-off resistor switch for RMICN input is forced open 1 = Tie-off resistor switch for RMICN input is forced closed			
			MANRMICP										If MANUINEN =1, use this bit to control right PGA non-inverting input tie-off switch 0 = Tie-off resistor switch for RMICP input is forced open 1 = Tie-off resistor switch for RMICP input is forced closed			
		MANLAUX 0 = Tie-off resistor switch for LAUXIN input is force		If MANUINEN = 1, use this bit to control left aux input tie-off resistor switch 0 = Tie-off resistor switch for LAUXIN input is forced open 1 = Tie-off resistor switch for RAUXIN input is forced closed												
			MANLLIN										If MANUINEN = 1, use this bit to control left line input tie-off resistor switch 0 = Tie-off resistor switch for LLIN input is forced open 1 = Tie-off resistor switch for LLIN input is forced closed			
			MANLMICN										If MANUINEN = 1, use this bit to control left PGA inverting input tie-off switch 0 = Tie-off resistor switch for LMICN input is forced open 1 = Tie-off resistor switch for LMINN input is forced closed			
			MANLMICP										If MANUINEN = 1, use this bit to control left PGA non-inverting input tie-off switch $0 = \text{Tie-off}$ resistor switch for LMICP input is forced open $1 = \text{Tie-off}$ resistor switch for LMICP input is forced closed			
			Default >>	0	0	0	0	0 0	0		0	0	0x000 reset value			
		IBTHALFI 0 = normal bias current	Reduce bias current to left and right input MIX/BOOST stage 0 = normal bias current 1 = bias current reduced by 50% for reduced power and bandwidth													
													Reserved			
		IBT500UP										Increase bias current to left and right input MIX/BOOST stage 0 = normal bias current 1 = bias current increased by 500 microamps				
		Power	IBT250DN									0 = normal bias current 1 = bias current reduced by 250 microamps Direct manual control to turn on bypass switch aroun 0 = normal automatic operation of bypass switch				
75	4B	Reduction and Output	MANINBBP										Direct manual control to turn on bypass switch around input tie-off buffer amplifier 0 = normal automatic operation of bypass switch 1 = bypass switch in closed position when input buffer amplifier is disabled			
15	4D	Tie-Off Direct Manual	MANINPAD										Direct manual control to turn on switch to ground at input tie-off buffer amp output $0 =$ normal automatic operation of switch to ground $1 =$ switch to ground in in closed position when input buffer amplifier is disabled			
		Control	MANVREFH										Direct manual control of switch for Vref 600k-ohm resistor to ground 0 = switch to ground controlled by Register 0x01 setting 1 = switch to ground in the closed positioin			
			MANVREFM										Direct manual control for switch for Vref 160k-ohm resistor to ground 0 = switch to ground controlled by Register 0x01 setting 1 = switch to ground in the closed position			
			MANVREFL										Direct manual control for switch for Vref 6k-ohm resistor to ground 0 = switch to ground controlled by Register 0x01 setting 1 = switch to ground in the closed position			
			Default >>	0	0	0	0	0 0	0		0	0	0x000 reset value			
76	4C	AGC Peak-to-Peak Readout	P2PVAL										Read-only register which outputs the instantaneous value contained in the peak-to- peak amplitude register used by the ALC for signal level dependent logic. Value is highest of left or right input when both inputs are under ALC control.			
77	4D	AGC Peak Detector Readout	PEAKVAL										Read-only register which outputs the instantaneous value contained in the peak detector amplitude register used by the ALC for signal level dependent logic. Value is highest of left or right input when both inputs are under ALC control.			
							Į			Ţ			Reserved			
		Automute	AMUTCTRL										Select observation point used by DAC output automute feature 0 = automute operates on data at the input to the DAC digital attenuator (default) 1 = automute operates on data at the DACIN input pin			
78	4E	Control and Status	HVDET										Read-only status bit of high voltage detection circuit monitoring VDDSPK voltage 0 = voltage on VDDSPK pin measured at approximately 4.0Vdc or less 1 = voltage on VDDSPK pin measured at approximately 4.0Vdc or greater			
		Readout	NSGATE										Read-only status bit of logic controlling the noise gate function 0 = signal is greater than the noise gate threshold and ALC gain can change 1 = signal is less than the noise gate threshold and ALC gain is held constant			
	I		ANAMUTE	1	T	Ť.			1				Read-only status bit of analog mute function applied to DAC channels			

Regis	ster	Function	Name				I	Bit				Description
Dec	Hex			8	7	6	54	3	2	1	0	
					0 = not in the automute condition 1 = in automute condition							
			DIGMUTEL									Read-only status bit of digital mute function of the left channel DAC 0 = digital gain value is greater than zero 1 = digital gain is zero either by direct setting or operation of softmute function
			DIGMUTER									Read-only status bit of digital mute function of the left channel DAC 0 = digital gain value is greater than zero 1 = digital gain is zero either by direct setting or operation of softmute function
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value
			MANOUTEN									Enable direct control over output tie-off resistor switching 0 = ignore Register 0x4F bits to control input tie-off resistor/buffer switching 1 = use Register 0x4F bits to override automatic tie-off resistor/buffer switching
			SHRTBUFH SHRTBUFL									If MANUOUTEN = 1, use this bit to control bypass switch around 1.5x boosted output tie-off buffer amplifier 0 = normal automatic operation of bypass switch 1 = bypass switch in closed position when output buffer amplifier is disabled
												If MANUOUTEN = 1, use this bit to control bypass switch around 1.0x non-boosted output tie-off buffer amplifier 0 = normal automatic operation of bypass switch 1 = bypass switch in closed position when output buffer amplifier is disabled
		Output	SHRTLSPK									If MANUOUTEN = 1, use this bit to control left speaker output tie-off resistor switch 0 = tie-off resistor switch for LSPKOUT speaker output is forced open 1 = tie-off resistor switch for LSPKOUT speaker output is forced closed
79	4F	Tie-Off Direct Manual Controls	SHRTRSPK									If MANUOUTEN = 1, use this bit to control left speaker output tie-off resistor switch 0 = tie-off resistor switch for RSPKOUT speaker output is forced open 1 = tie-off resistor switch for RSPKOUT speaker output is forced closed
		Controls	SHRTAUX1									If MANUOUTEN = 1, use this bit to control Auxout1 output tie-off resistor switch 0 = tie-off resistor switch for AUXOUT1 output is forced open 1 = tie-off resistor switch for AUXOUT1 output is forced closed
			SHRTAUX2									If MANUOUTEN = 1, use this bit to control Auxout2 output tie-off resistor switch 0 = tie-off resistor switch for AUXOUT2 output is forced open 1 = tie-off resistor switch for AUXOUT2 output is forced closed
			SHRTLHP									If MANUOUTEN = 1, use this bit to control left headphone output tie-off switch 0 = tie-off resistor switch for LHP output is forced open 1 = tie-off resistor switch for LHP output is forced closed
			SHRTRHP									If MANUOUTEN = 1, use this bit to control right headphone output tie-off switch 0 = tie-off resistor switch for RHP output is forced open 1 = tie-off resistor switch for RHP output is forced closed
			Default >>	0	0	0	00	0	0	0	0	0x000 reset value

Appendix D: Register Overview 15

0 0 8ethore Reset 0 8ethore Reset 0 8ethore Reset 0 8ethore Reset 0 Non-Reset N	IJ		appendix		-		<i>c m</i>							
1 0. Power Management 2 REFEN NERS VILLN MARCIAN 2 ALIANSN POULTER ALIANSN ALIANSN N PILLN MARCIAN 2 ALIANSN POULTAR ALIANSN POU				Bit 8	Bit 7	Bit 6				Bit 2	Bit 1	Bit 0	Default	
2 02 Power Manageneral ALVADEN NHPEN NHPEN NHPEN RSTEP RSTEN RFGAEN LMIXEN RADCEN GORD 0 0 CMB DACCM DADEM MIXEN				DODUCTN						IODUEEN	DE	ED (D	000	
30.10.0000 TUTENMUNUTZEN			-										000	
Sincer J. Marker Controls O O AFAT DACPHS DACPHS DACPHS 5 05 Congualing 0 0 0 MEX. AFAT DACPHS DACHS DACPHS DACHS DACPHS DACHS DACPHS DACHS			•									LADCEN	000	
4 04 alois number BC.KP I.RP VI_N AIPAT DACPM DACCM DACCM 6 05 Consoning 0 0 0 CM38 DACCM ADCCM ADCCM 7 0 Cosc.Connel 1 CLSM VI_NSEL 0 0 SMPL C 8 09 0 0 0 0 SMPL CROISEL GROISEL 10 0. 0 0 0 0 DACCS ATT ADCCA 10 0. DACCS CROISEL JCCANN RDACU CROISEL CROISEL 12 0. Rgh DAC Volme LDACU LDACGAN RDACU JCCACONN ADCCANN 13 00 JAS DACVOINE LDACUN LDACGAN ADCCA RADCU JCCACONN 14 00 Rgh ADC Volme LADCUN LDACGAN RADCU JCCACONN 14 12 CI-JAS CONN 0 EQAPP JCCACON 15 14 RQADCI EQAPP EQACC RADCU 16 14 EQAPAS EQAWN 0 EQAPP EQACC 17 18 RADCUN CLIMAT <			, v	AUXOUTIEN	AUXOUT2EN	LSPKEN	RSPKEN	Reserved	RMIXEN	LMIXEN	RDACEN	LDACEN	000	
5 0.5 0.0 0.0 0.0 CMB DACM DACM 7 0.7			-	DOLKD	LDD		TNI	4.17		DACDUG	A D C DUG	MONO	050	
6 06 Cack Control 2 AVENNE 0 0 0 0 SMP R. 0 8 08 GPLO Control 2 40 NNP N. 0 0 0 0 0 0 0 10 0. 0. 0 0 0 0 0 0 0 0 10 0. 0. 0 0 0 0 0 0 0 0 10 0. 0. 0. 0 0 0 0 0 0 0 10 0. 0. 0. 0. 0. 0. 0 0 0 10 10. 0. 0. 0. 0. 0. 0. 0. 0. 11 10 0. 0. 0. 0. 0. 0. 0. 0. 11 11 10. 0. 0. 0. 0. 0. 0. 0. 0. 13 13 13. 14.		-										MONO	050	
7 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 9 0.0 loc. Decord I. O.CORDI I. OPIOLI I				-	0	-	CMB8	DAC		AD		ADDAP	000	
8 68 69 64 640 0 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>BCLKSEL</td> <td></td> <td>0</td> <td>CLKIOEN</td> <td>140</td>								_	BCLKSEL		0	CLKIOEN	140	
9 90 9a. Decent 1 ICKNEIN ICKNEIN 0 0.0 0.0 0.0 11 00 Ind PLAC Volume RACTU ISADACU ISAD									CDI O (DI	SMPLR	CDIO (CDI	SCLKEN	000	
10 0. DACC Canual 0 0 0. DACOS AUTORT PDACU 11 00 Red Valume LDACVI UDACSAUCS UDACSAUCS IDACVI 12 00 Red Valume RDACVI UDACSAUCS IDACSAUCS IDACSAUCS 13 00 Red Valume RDACVI IDACSAUCS IDACSAUCS IDACSAUCS 14 00 Red Valume RADCVI IDACSAUCS IDACSAUCS RADCVI 15 F. Iof RAUCSAUNE RADCVI IDACSAUCSAUCS RADCVI IDACSAUCSAUCSAUCSAUCSAUCSAUCSAUCSAUCSAUCSA					-	-					1	_	000	
10 0 Let DAC Volume DACVU IDACSAIN 10 0 GAE DAC Volume BADCVU IRDACGAIN 10 0 JAE Compol JAE DACVU IRDACGAIN 11 0 GAE Compol JHPEN MPFAN MPFAN JAECSAIN 15 F Laft ADC Volume RADCVU IRDACVU IRDACSAIN RADCS RADCS 15 F Laft ADC Volume RADCVU IRDACVU IRDACSAIN RADCSAIN RADCSAIN 16 10 Righ ADC Volume RADCVU IRDACVU IRDACSAIN RADCSAIN RADCSAIN 17 11 RADCVA RADCVU IRDACVAIN RADCVU IRDACSAIN RADCVU 18 12 FORMAN RADCVU IRDACSAIN RADCVU RADCVU 19 18 RADCVAN RADCVU IRDACSAIN RADCVU 10 18 RADCVAN RADCVU IRDACSAIN RADCVU 11 18 RADCVAN RADCVU IRDACSAIN RADCVU 12 14 RADCVAN RADCVU IRDACSAIN RADCVU 13 RADCVAN RADCNAN 14 RADCSAN									÷	-	-	0	000	
12 0 / R RDAC VU INDACE ONEN RDAC VU INDACE ONEN INDACE ONEN 14 00 ROD Control IPPEN IPPEN IPPEN ADCO EN ADCO EN 15 10 Rod DV Vulnue LADCOUN IADCOUN RADCYU IADCOARN 16 10 Rod DV Vulnue LADCOUN RADCYU RADCYU RADCYU 16 13 ROJPARA RADCYU RADCYU RADCYU ROD COUNC 17 Reserved EQJPARA EQJPARA EQJPARA EQJPARA EQJPARA 14 ROJPARA ROJPARA ROJPARA EQJPARA EQJPARA EQJPARA 18 14 ROJPARA EQJPARA EQJPARA EQJPARA EQJPARA 21 14 ROJPARA ROJPARA EQJPARA EQJPARA EQJPARA 21 15 ROJPARA ROJPARA EQJPARA EQJPARA EQJPARA 21 16 ROJPARA ROJPARA EQJPARA EQJPARA EQJPARA 21 17 RESERVENT DACLIMERA DACLIMERA EQJPARA 22 17 RESERVENT DACLIMERA DACLIMARA DACLIMARA 23 18				-	0	SOFTMT	0	-		AUTOMT	RDACPL	LDACPL	000	
13 00 JCKDOENI JCKDOENI JCKDOENI JCKDOENI 14 06 JAC Commol LADCYU HFFN HFFN LADCXI KADCXI 15 F. Ick JADC Volume LADCYU KADCXI KADCXI RADCYU 17 11 Reerved RADCYU KADCXI RADCYU RADCYU RADCYU 17 11 Reerved FQJAC FQJAC FQJAC FQJAC FQJAC 18 12 EQI-fow cutoff FQJAC FQJAC FQJAC FQJAC FQJAC 19 13 FQJAPAL FQJAC FQJAC FQJAC FQJAC FQJAC FQJAC 19 14 FQJAPAL FQJAC FQJAC FQJAC FQJAC FQJAC FQJAC FQJAC 21 15 FQJAPARJAC FQJAC FQJ													0FF	
14 0. ADC Control HPFEN HPFEN HPFEN ADCS 0 RADCYL 16 10 RADC Vulue LADCOUNT RADCVU RADCVU RADCVU RADCUT					-			RDAC	GAIN				0FF	
15 F. Lan CAC Volume LADCVU Image: Lan Constraint of the state of the						JCKD							000	
Inf Inf RADC Value Value Is 12 EQ low catoff EQM 0 EQ(CF EQ16C EQ16C 13 EQ peak 1 EQ28W 0 EQ4CF EQ16C EQ36C 21 15 EQ16peak 3 EQ48W 0 EQ4CF EQ36C EQ36C 21 15 EQ16peak 3 EQ48W 0 EQ4CF EQ36C EQ36C 21 16 EQ51epeak 3 EQ48W 0 EQ4CF EQ36C EQ36C 21 16 EQ51epeak 3 EQ48W 0 EQ4CF EQ36C EQ36C 21 17 Reserved DACLIMEN DACLIMENT DACLIMATK DACLIMATK 25 10 DACLimiter 2 0 0 DACLIMATK DACLIMATK 26 14 Reserved NFCU1 NFCU1 NFCU1 NFCU1 NFCU1 27 18 Noch Filter 1 NFCU1 NFCU1 NFCU1 NFCU1 NFCU1 21 18 Koch Filter 1 NFCU1 NFCU1 NFCU1 NFCU1 NFCU1 <td></td> <td></td> <td></td> <td></td> <td>HPFAM</td> <td></td> <td>HPF</td> <td></td> <td></td> <td>0</td> <td>RADCPL</td> <td>LADCPL</td> <td>100</td>					HPFAM		HPF			0	RADCPL	LADCPL	100	
TA 11 IS IS <													0FF	
Image: Second			•	RADCVU				RADC	GAIN				0FF	
18 18 EQ EQ 0 EQ/CF EQ/3C EQ/3C 20 14 EQ/3 peak 1 EQ/3BW 0 EQ/3CF EQ/3C EQ/3C 21 15 EQ/3 peak 3 EQ/3BW 0 EQ/3CF EQ/3C EQ/3C 21 15 EQ/3 peak 3 EQ/3BW 0 EQ/3CF EQ/3C EQ/3C 21 15 EQ/3 peak 3 EQ/3BW 0 EQ/3CF EQ/3C EQ/3C 21 16 EQ/3 high catoff 0 0 EQ/3CF EQ/3C EQ/3C 23 17 Reserved DACLIMATK DACLIMATK DACLIMATK DACLIMATK 24 18 DACLiminer 1 DACLIMAT DACLIMATK DACLIMATK DACLIMATK 25 19 DACLiminer 1 NFCU2 0 DACLIMATK DACLIMATK 26 10 Noch Filter 4 NFCU3 0 NFCA/1[157] TO 28 1C Noch Filter 4 NFCU2 0 ALCMT ALCMNGAIN 31 18 Reserved NFCU3 0 ALCMT ALCMNGAIN 32 20 ALC Control 3 ALCM ALCMT ALCMNGAIN			Reserved											
19 19 10 16 EQ2F EQ3C 20 14 EQ3-peak 2 EQ3BW 0 EQ2CF EQ3C 21 15 EQ4-peak 3 EQ4BW 0 EQ4CF EQ4GC 22 16 EQ4-peak 3 0 0 EQ3CF EQ4GC 21 15 EQ4-peak 3 0 0 EQ3CF EQ4GC 21 16 EQ4-peak 3 0 0 EQ3CF EQ4GC 21 17 Reservel EQ4GC EQ4GC EQ4GC 25 19 DAC Limiter 1 DACLIMATK DACLIMATK DACLIMATK 25 1A Reservel NFCU2 0 NFCA[0]37 26 1A Reservel NFCU3 0 NFCA[1]3.7 27 1B Noch Filter 3 NFCU3 0 NFCA[1]3.7 28 1D Nech Filter 4 NFCU3 0 NFCA[1]3.7 30 1E Noch Filter 3 NFCU3 0 ALCMTY ALCMAKGAIN 32 20 ALC Control 1 ALCM 0 ALCMTY ALCMAKGAIN 33 21 ALC Control 3 ALCM ALCMAKGAIN ALCMXGAIN <td></td> <td></td> <td>n</td> <td>1</td> <td>T</td> <td>r.</td> <td></td> <td>r</td> <td></td> <td></td> <td></td> <td></td> <td></td>			n	1	T	r.		r						
20 14 EQ3 peak 2 EQ3BW 0 EQ3CF EQ3GC 21 15 EQ4-peak 3 EQ4BW 0 EQ4CF EQ4GC 21 15 EQ4-peak 3 EQ4BW 0 EQ4CF EQ4GC 23 17 Reserved DACLIMATK EQ4GC EQ4GC 24 18 DACLIminer 1 DACLIMEN DACLIMTH DACLIMATK 24 18 DACA Liminer 1 DACLIMEN DACLIMTH DACLIMATK 25 19 DACA Liminer 2 0 0 DACLIMATK 26 1 A Reserved NFCU1 NFCEN NFCA0[13.7] 27 18 Nach Fiker 1 NFCU1 NFCEN NFCA1[6.6] 28 10 Nach Fiker 3 NFCU 4 0 NFCA1[13.7] 29 10 Nach Fiker 4 NFCU 4 0 NFCA1[6.6] 31 17 Reserved NFCA1[6.6] ALCMNGAIN 32 20 ALC Control 3 ALCM ALCMT ALCMNGAIN 32 20 ALC Control 3 ALCM ALCMT ALCMNGAIN 32 21 ALC Control 3 ALCM ALCMT ALCMTK 32			-	· ·						-			12C	
121215EQ4-peak3EQ4BW0EQ4CFEQ4GC2216EQ5-fig cauoff00EQ5CFEQ5GC2317ReservedDAC LimiterDACLIMATKDAC LimiterDACLIMCYDACLIMATKDAC LimiterDACLIMATKDACLIMATKDAC LimiterDACLIMATKDACLIMENTDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKDACLIMATKNECUNECUDACLIMATKNECUNECUOLIMATKNECUOLIMATKOLIMATKNECUNECUOLIMATKOLIMATKOLIMATKOLIMATKOLIMATKALCMACAINALCMACAINALCMACAINALCMACAINALCMACAINALCMACAINALCMACAINALCMACAINALCMACAINALCMACAINALCMACAINALCMACAI				-		-							02C	
12 16 EQSCF EQSCC 22 17 Reserved DAC Limiter 1 DACLIMEN 24 18 DAC Limiter 2 0 0 DACLIMTH DACLIMST 25 19 DAC Limiter 2 0 0 DACLIMTH DACLIMST 26 10 Nach Filter 1 NFCU1 NFCEN DACLIMST 27 18 Nach Filter 1 NFCU2 0 NFCAN[137] 28 1C Nach Filter 3 NFCU3 0 NFCAN[137] 29 1D Nach Filter 4 NFCU3 0 NFCAN[137] Secred ALC and Nise Cate Control 32 20 ALC Control 1 ALCEN 0 ALCMXGAIN ALCM 0 0 0 0 ALCMXGAIN 32 20 ALC Control 1 ALCEN ALCMXGAIN ALCMXGAIN 33 21 ALC Control 1 ALCEN ALCMXGAIN ALCMXGAIN ALCMA Control 2 0 ALCMY ALCMYGAIN ALCMYGAIN Secred 32 NC Control 1 ALCEN ALCMYGAIN				-		-							02C	
23 17 Reserved DAC Limiter 1 DACLIMEN DACLIMTH DACLIMATK 23 18 DACLIMEN DACLIMTH DACLIMATK 25 IA Reserved NICU INFCEN NICOLIMITH DACLIMATK DACLIMEN NICOLIMITH DACLIMATK DACLIMENT DACLIMENT OACLIMENT NICOLIMITH DACLIMENT DACLIMENT NICOLIGITION OACLIMENT NICOLIGITION NICOLIGITION ALCONTONICA NICOLIGITION ALCONTONICATING ALCONTONICA ALCONTONICATING ALCONTONICATING ALCONTONICA ALCONTONICATING ALCONTONICATING ALCONTONICATIONICATING ALCONTONICATING ALCONTONICATINE ALCONTONICATINE 2 20 <th c<="" td=""><td></td><td>15</td><td></td><td>-</td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td>02C</td></th>	<td></td> <td>15</td> <td></td> <td>-</td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>02C</td>		15		-		-							02C
DAC Limiter DAC Limiter DAC Limiter DAC Limiter DAC Limiter 24 18 DAC Limiter 0 0 DACLIMTK DACLIMATK 26 14 Reserved DACLIMTH DACLIMATK DACLIMATK 27 18 Noch Filter 1 NFCU NFCEN NFCU NFCEN 29 10 Noch Filter 3 NFCU3 0 NFCAI([3:7] NFCAI([3:7] 30 18 Reserved NFCU3 0 NFCAI([3:7] NFCAI([3:7] 30 18 Reserved NFCU3 0 ALCMNGAIN NFCAI([3:7] 31 17 Reserved NFCAI([3:7] NFCAI([3:7] ALCMNGAIN 32 20 ALC Control 1 ALCEN NLCHT NFCAI([3:7] ALCMNGAIN 33 21 NIC Control 3 ALCM ALCHT ALCMTK ALCMTK 34 PLL N 0 0 0 PLLMCLK PLLN 35 24 PLL N 0<	22	16	EQ5-high cutoff	0	0	EQ	5CF			EQ5GC			02C	
24 18 DAC Limiter 1 DACLIMEN DACLIMDCY DACLIMATK 25 10 DAC Limiter 2 0 0 DACLIMTKL DACLIMBST 25 1A Reserved DACLIMTKL DACLIMBST 26 1A Reserved NFCA0[13.7] DACLIMEN NFCA0[13.7] 28 1C Notch Filter 2 NFCU2 0 NFCA1[13.7] 29 1D Notch Filter 4 NFCU3 0 NFCA1[13.7] 30 1E Notch Filter 4 NFCU2 0 NFCA1[13.7] 31 1F Reserved ALCMNGAIN ALCMNGAIN 32 20 ALC Control 1 ALCEN 0 ALCMYGAIN ALCMNGAIN 33 21 ALC Control 2 0 0 0 0 ALCMNGAIN 34 22 ALC Control 3 ALCM - ALCDY ALCMYGAIN ALCMYGAIN 35 23 Nöke Gate 0 0 0 0 ALCMYGAIN ALCMYGAIN 36 24 PLLN 0 0 0 0 ALCMYGAIN ALCMYGAIN 37 25 PLL	23	17	Reserved											
25 19 DAC Limiter 2 0 0 DACLIMTHL DACLIMEST 26 IA Reserved	DAC													
26 1A Reserved Vich Filter NFCU1 NFCEN NFCA0[13:7] 28 IC Notch Filter 2 NFCU3 0 NFCA1[3:7] 29 ID Notch Filter 3 NFCU3 0 NFCA1[6:0] 29 ID Notch Filter 4 NFCU3 0 NFCA1[6:0] 31 IF Rosch Filter 4 NFCU3 0 NFCA1[6:0] 31 IF Rosch Filter 4 NFCU3 0 ALCMT 32 20 ALC Control 1 ALCEN 0 ALCMT ALCMNGAIN 32 1AL Control 2 0 ALCHT ALCMNGAIN ALCMTK 34 22 ALC Control 3 ALCM ALCHT ALCATK 35 23 Noke Gate 0 0 0 ALCNTK 35 24 PLL N 0 0 0 PLLK[17:9] 39 27 PLL K 3 PLL K 2 PLLK[17:9] PLLK[17:9] 39	24	18	DAC Limiter 1	DACLIMEN		DACL	IMDCY			DAC	LIMATK		032	
Noteh Filter 1 NFCAI[13:7] ALC motol ALCM ALCM </td <td>25</td> <td>19</td> <td>DAC Limiter 2</td> <td>0</td> <td>0</td> <td></td> <td>DACLIMTHL</td> <td></td> <td></td> <td>DAC</td> <td>LIMBST</td> <td></td> <td>000</td>	25	19	DAC Limiter 2	0	0		DACLIMTHL			DAC	LIMBST		000	
27 18 Nach Filter 1 NFCU1 NFCEN NFCA0[1537] 28 1C Notch Filter 2 NFCU2 0 NFCA0[60] NFCA0[13:7] 30 1E Notch Filter 4 NFCU3 0 NFCA0[13:7] 30 1F Reserved NFCU3 0 NFCA0[15:7] 31 1F Reserved NFCU3 0 ALCMNGAIN ALCMNGAIN 31 21 ALC Control 1 ALCEN 0 ALCMTK ALCMNGAIN 32 20 ALC Control 3 ALCM ALCHT ALCMNGAIN ALCMNGAIN 33 21 ALC Control 3 ALCM ALCHT ALCATK 34 22 ALC Control 3 ALCM ALCHT ALCATK 35 23 Noise Gate 0 0 0 PLLK1 ALCATK 36 PLL K 1 0 0 0 PLLK[17:9] PLLK[2:18] PLLK2 37 25 PLL K 2 NECKSeceeeee<	26	1A	Reserved											
28 IC Netch Fiker 2 NFCU2 0 NFCA0[6:0] 29 ID Noch Fiker 3 NFCU3 0 NFCA0[6:0] 20 ID Noch Fiker 3 NFCU3 0 NFCA0[6:0] 31 IF Reserved NFCA0[6:0] NFCA0[6:0] 31 IF Reserved NFCA0[5:0] ALCMT 32 20 ALC Control 1 ALCEN 0 ALCMTK 33 21 ALC Control 2 0 ALCHT ALCMTK 34 22 ALC Control 3 ALCM ALCMTK ALCMTK 35 23 Noise Gate 0 0 0 ALCNTK 36 24 PLL N 0 0 0 PLLK[23:18] 38 26 PLL K 1 0 0 0 PLLK[3:0] 41 29 3D control 0 0 0 O 42 24 L Seerved NECAI[6:0] NECAI[6:0] 44 20 Iput Control MCBIASV RLINRPGA RMICNPRGA<	Notch	Filter												
29 ID Nach Fiker 3 NFCU3 0 NFCAI[13:7] 30 1E Nach Fiker 4 NFCU4 0 NFCAI[6:0] 31 1F Reserved NFCAI[13:7] NFCAI[6:0] 32 20 ALC Control 1 ALCEN 0 ALCMXGAIN ALCMNGAIN 32 21 ALC Control 2 0 ALCPT ALCMSAIN ALCMTK 34 32 21 ALC Control 3 ALCM ALCPY ALCATK 35 23 Noise Gate 0 0 0 ALCNTH MLCSL PLLK 1 0 0 0 0 ALCNTH Reserved PLLK[17:9] 37 25 PLL K 1 0 0 0 O O PLLK[8:0] Reserved VELK[17:9] 37 27 PLL K 1 0 0 0 O O DEPTH 41 29 3D control 0 0 RMIXMUT RSUBBYP RAUXRSUBG	27	1B	Notch Filter 1	NFCU1	NFCEN				NFCA0[13:7]				000	
30 IE Noth Filter 4 NFC4 0 NFCA1[6:0] 31 IF Reserved ALC NFCA1[6:0] 31 11 F Reserved ALCM ALCM 32 20 ALC Control 1 ALCEN 0 ALCMT ALCMISAL 32 21 ALC Control 2 0 ALCM ALCNT ALCATK 32 21 ALC Control 3 ALCM ALCNT ALCATK 34 22 ALC Control 3 ALCM ALCNTK ALCNTK 35 23 Noise Gate 0 0 0 PLIMCIN ALCNTK 73 25 PLL N 0 0 0 PLLK[17:9] PLLK[23:18] 38 26 PLL K 3 PLLK[17:9] PLLK[23:18] PLK 40 28 Stentrol 0 0 0 0 ILIK[7:9] 32 27 PLL K 3 PLK Stentro	28	1C	Notch Filter 2	NFCU2	0				NFCA0[6:0]				000	
30 IE Noch Filter 4 NFCU4 0 NFCA1[6:0] 31 IF Reserved V V V V 31 IF Reserved V V ALCMNGAIN ALCMNGAIN 32 20 ALC Control 1 ALCEN 0 ALCMT ALCMSGAIN ALCMICSL 34 22 ALC Control 2 0 ALCM ALCOT ALCATK 35 23 Noise Gate 0 0 0 0 ALCNTK 73 25 PLL N 0 0 0 0 ALCNTK PLIN 36 24 PLN 0 0 0 0 PLINCIN PLIN 37 25 PLL N 0 0 0 0 PLK[17:9] PLK[23:18] 38 26 PLL N 0 0 0 0 O O O 40 28 Right Speaker 0 0 0 0 ILINEGA ALCMTK 42 20 Dontrol 0	29	1D	Notch Filter 3	NFCU3	0				NFCA1[13:7]				000	
31 IF Reserved ALC and Noise Gate Control ALC and Noise Gate Control ALC Control 1 ALCEN 32 20 ALCC Control 2 0 ALCMIXGAIN 32 ALC Control 3 ALCMIX ALCMIXGAIN 34 ALC Control 3 ALCMIX ALCMIX ALC Control 3 ALCMIX ALCMIX STAC Control 3 ALCMIX ALCMIX PLACCONTOL ALCMIX PLAN STAC Control 1 O 0 PLLK[3:18] 39 27 PLL K 3 PLLK[17:9] 7 PLLK 3 PLLK[8:0] 7 PLLK[8:0] VELT PLACT ALCMIX PROA Reserved 30 27 PLLK 8 PL	30	1E		NFCU4	0								000	
32 20 ALC Control 1 ALCEN 0 ALCMXGAIN ALCMNGAIN 33 21 ALC Control 2 0 ALCM ALCM ALCSL 34 22 ALC Control 3 ALCM ALCNTK ALCATK 35 23 Noise Gate 0 0 0 0 ALCNTK 35 23 Noise Gate 0 0 0 0 ALCNTK ALCNTK 36 24 PLL N 0 0 0 PLLK[17:9] ALCNTH 38 26 PLL K 2 PLLK[17:9] 39 27 PLL K 3 Reserved Hits 1 0 0 0 0 3DEPTH 42 24 PLK (Strop Control Con Control Con Control Control Con Control Con Con Contr	31	1F	Reserved	•	•									
33 21 ALC Control 2 0 ALCHT ALCSL 34 22 ALC Control 3 ALCM ALCDCY ALCATK 35 23 Noise Gate 0 0 0 0 ALCNIN 35 23 Noise Gate 0 0 0 0 ALCNIN ALCATK 36 24 PLL N 0 0 0 0 PLLMCLK PLLN 37 25 PLL K 1 0 0 0 0 PLLK[23:18] 38 26 PLL K 2 PLLK[23:18] PLK PLK PLK 39 27 PLL K 3 PLK PLK PLK PLK PLK PLK 40 28 Right Speaker 0 0 0 0 3DEPTH PLK 42 2A Right Speaker 0 0 RMICNPRGA RMICNPRGA CLINLPGA LMICNLPGA 44 2C Input Control MICBLASV RLINRPGA RMICNPRGA RMICPRPGA LINLPGA CAIN LPGAGAIN <td>ALC</td> <td>and N</td> <td>oise Gate Control</td> <td></td>	ALC	and N	oise Gate Control											
34 22 ALC Control 3 ALCM ALCDCY ALCATK 35 23 Noise Gate 0 0 0 0 ALCNTH Phase Locked Loop O 0 0 0 0 PLLK(17:9) PLLK[23:18] 36 24 PLL K 1 0 0 0 0 PLLK[23:18] 38 26 PLL K 2 PLLK [3:0] PLLK[8:0] PLLK[23:18] 39 27 PLL K 3 PLLK[8:0] PLLK[8:0] 40 28 Right Speaker 0 0 0 3DDEPTH 41 29 3D control 0 0 0 3DDEPTH 42 2A Right Speaker SUBMix 0 0 0 RMIXMUT RSUBBYP RAUXRSUBG 44 2C Input Control MICBLASV RLINRPGA RMICNRPGA RMICPRPGA 0 LINLPGA LMICNLPGA 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN AUXABSTGAIN 47 2F	32	20	ALC Control 1	AL	CEN	0		ALCMXGAIN			ALCMNGAI	N	038	
35 23 Noise Gate 0 0 0 0 ALCNEN ALCNTH Phase Locket Loop 9 0 0 0 0 0 0 PLLN 36 24 PLL N 0 0 0 0 PLMCK PLMCK PLMCK 37 25 PLL K 1 0 0 0 0 PLK[3:18] PLK[3:18] 38 26 PLL K 3 PLLK 3 PLLK[17:9] PLLK[3:18] PLK[3:18] 39 27 PLK K 3 PLK PLK[3:18] PLK[3:18] PLK[3:18] PLK[3:18] 40 28 Reserved PLK K 3 PLK K 3 41 29 3D control 0 0 0 Reserved 3DDEPTH 42 2A Reserved 41 29 3D control MICBIASY RLINRPGA RMICNRPGA RMICPRPGA 0 LINLPGA LMICNLPGA 44 2C Input PGA Gain LPGAU LPGAZC LPGAMT RPGAGAIN LQGAGAIN <th< td=""><td>33</td><td>21</td><td>ALC Control 2</td><td>0</td><td></td><td>AL</td><td>СНТ</td><td></td><td></td><td>A</td><td>LCSL</td><td></td><td>00B</td></th<>	33	21	ALC Control 2	0		AL	СНТ			A	LCSL		00B	
Phase Locked Loop 36 24 PLL N 0 0 0 PLL N 37 25 PLL K 1 0 0 0 PLLK[17:9] 38 26 PLLK[17:9] 39 27 PLL K 3 PLLK[8:0] VELK[17:9] 30 Colspan="4">PLLK[8:0] VELK[8:0] Reserved Miscelianeous Reserved Reserved 41 29 3D control 0 0 0 O O O O O O O O O O D LINCNPGA PLLK[8:0] 43 2B Right Speaker O O LINCNPGA	34	22	ALC Control 3	ALCM		ALC	DCY			AI	.CATK		032	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	35	23	Noise Gate	0	0	0	0	0	ALCNEN		ALCNTH		010	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Phase	Lock	ed Loop											
38 26 PLL K 2 PLLK [17:9] 39 27 PLL K 3 PLLK [8:0] 40 28 Reserved Miscellaneous 41 29 3D control 0 0 0 0 3DDEPTH 42 2A Reserved 39 27 Right Speaker Submix 0 0 0 RMIXMUT RSUBBYP RAUXRSUBG AUXCRSUBG 44 2C Input Control MICBIASV RLINRPGA RMICNRPGA RMICPRPGA 0 LLINLPGA LMICNLPGA 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN 46 2E Right Input PGA Gain RPGAU RPGAZC RPGAMT RPGAGAIN 47 2F Left ADC Boost LPGABST 0 LPGABSTGAIN 0 RAUXBSTGAIN 49 31 Output Control 0 0 LDACRMX RAUXIBST AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN				0	0	0	0	PLLMCLK		I	PLLN		008	
38 26 PLL K 2 PLLK[17:9] 39 27 PLL K 3 PLLK[8:0] 40 28 Reserved Might Speaker 41 29 30 control 0 0 0 0 3DDEPTH 42 2A Reserved 44 2C Input Control MICBIASV RIINROPA RMICNRPGA RAUXRSUBG 44 2C Input Control MICBIASV RIINROPA RMICNRPGA RIINCORGAIN 44 2C Input PGA Gain LPGAU LPGAZC LPGAMT 44 2C Input PGA Gain LPGAZ LPGAMT 44 2C Input PGA Gain LPGAU RPGAZC 4PGAU RPGAU RPGAGAIN 4 2F Left ADC Boost LPGABST 0 AUXXMXSGAIN	37	25	PLL K 1	0	0	0			PLLK	[23:18]			00C	
40 28 Reserved Miscellaneous 41 29 3D control 0 0 0 0 3DDEPTH 42 2A Reserved 43 2B Right Speaker Submix 0 0 0 Reserved 44 2C Input Control MICBLASV RLINRPGA RMICNRPGA RMICPRPGA 0 LLINLPGA LMICNLPGA 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN 46 2E Right MDr PGA Gain RPGAU RPGAZC RPGAMT RPGABSTGAIN 0 LAUXBSTGAIN 48 30 Right ADC Boost LPGABST 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPMXGAIN RBYPMXGAIN RBYPMXGAIN RBYPMXS 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPMXS 53 35 <	38	26	PLL K 2					PLLK[17:9]		-			093	
Reserved Miscellaneous Reserved Reserved Right Speaker Submix 0 0 0 SDEPTH 43 28 Right Speaker Submix 0 0 0 Reserved 44 2C IPGAU IPGAZC LPGAMT RAUXRSUBG 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT 46 2E Right Input PGA Gain RPGAU RPGAZC RPGAMT LPGABSTGAIN 0 LAUXBSTGAIN 48 30 Right Input PGA Gain RPGAU RPGAZC RPGAMT LPGABSTGAIN 0 LAUXBSTGAIN 0 48 30 RPGAU RPGAU LPGABSTGAIN 0 Ri	39	27	PLL K 3					PLLK[8:0]					0E9	
Miscellaneous 41 29 3D control 0 0 0 0 3DDEPTH 42 2A Reserved 43 2B Right Speaker Submix 0 0 0 RMIXMUT RSUBBYP RAUXRSUBG 44 2C Input Control MICBIASV RLINRPGA RMICNRPGA RMICPRPGA 0 LLINLPGA LMICNLPGA 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN LPGAGAIN 46 2E Right Input PGA Gain RPGAU RPGAZC RPGAMT RPGAGAIN 0 LAUXBSTGAIN 47 2F Left ADC Boost LPGABST 0 LPGABSTGAIN 0 RAUXBSTGAIN 48 30 Right ADC Boost RPGABST 0 LAUXMXGAIN LAUXBXT AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXMXGAIN LBYPLMX EBYPMXGAIN RBYPRMX 51 33 Right Mixer RAUXMXGAIN RAUXAMX RBYPMXGAIN RBYPRMX				•			Reserved	. ,					000	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Misce		us											
42 2A Reserved 43 2B Right Speaker Submix 0 0 0 RMIXMUT RSUBBYP RAUXRSUBG 44 2C Input Control MICBIASV RLINRPGA RMICNRPGA 0 LLINLPGA LMICNLPGA 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN LPGAGAIN 46 2E Right Input PGA Gain RPGAU RPGAZC RPGAMT RPGAGAIN 0 LAUXBSTGAIN 47 2F Left ADC Boost LPGABST 0 LPGABSTGAIN 0 RAUXBSTGAIN 48 30 Right ADC Boost RPGABST 0 RPGABSTGAIN 0 RAUXBSTGAIN 49 31 Output Control 0 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPRMX 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPRMX 52 34 LHP Volume				0	0	0	0	0		3D	DEPTH		000	
43 2B Right Speaker Submix 0 0 0 RMIXMUT RSUBBYP RAUXRSUBG 44 2C Input Control MICBIASV RLINRPGA RMICNRPGA RMICPRPGA 0 LLINLPGA LMICNLPGA 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN LPGAGAIN 46 2E Right Input PGA Gain RPGAU RPGAZC RPGAMT RPGAGAIN 0 LAUXBSTGAIN 47 2F Left ADC Boost LPGABST 0 LPGABSTGAIN 0 LAUXBSTGAIN 48 30 Right ADC Boost RPGABST 0 RPGABSTGAIN 0 RAUXBSTGAIN 49 31 Output Control 0 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN LBYPLMX S 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPRMX 53 35 RHP Volume LHPVU LHPZC </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td></td> <td>•</td> <td>55</td> <td></td> <td></td> <td></td>						-	-		•	55				
43 2B Submix 0 0 0 RMIANUT ROUBLY RAUARSUB Image: Control of the transmission of transmissic transmissi transmission of transmission of transmissio			Right Speaker	C	C	C			1	DALIVDOUDC	,	DALINON	000	
44 2C Input Control MICBLASV RLINRPGA RMICNRPGA RMICPRPGA 0 LLINLPGA LMICNLPGA 45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN LPGAGAIN 46 2E Right Input PGA Gain RPGAU RPGAZC RPGAMT RPGAMT RPGAGAIN 47 2F Left ADC Boost LPGABST 0 LPGABSTGAIN 0 LAUXBSTGAIN 48 30 Right ADC Boost RPGABST 0 LPGABSTGAIN 0 RAUXBSTGAIN 49 31 Output Control 0 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXLMX LBYPLMX BYPLMX RBYPRMX BYPLMX RBYPRMX SSKBST TSEN SSKBST TSEN SSKBST TSEN SSKBST TSEN SSKBST TSEN SSKBST TSEN SSKBST SSKBST TSEN SSKBST SSKBST TSEN SSKBST TSEN SSKSSSKBST SSKSSSKBSKSKSKGAIN RBYPRMX </td <td>43</td> <td>2B</td> <td>Contrast in</td> <td>0</td> <td>0</td> <td>U</td> <td>RMIXMUT</td> <td>RSUBBYP</td> <td>1</td> <td>KAUXRSUBC</td> <td>İ.</td> <td>RAUXSMUT</td> <td>000</td>	43	2 B	Contrast in	0	0	U	RMIXMUT	RSUBBYP	1	KAUXRSUBC	İ.	RAUXSMUT	000	
45 2D Left Input PGA Gain LPGAU LPGAZC LPGAMT LPGAGAIN 46 2E Right Input PGA Gain RPGAU RPGAU RPGAZC RPGAMT RPGAGAIN 0 LAUXBSTGAIN 47 2F Left ADC Boost LPGABST 0 LPGABSTGAIN 0 LAUXBSTGAIN 48 30 Right ADC Boost RPGABST 0 RPGABSTGAIN 0 RAUXBSTGAIN 49 31 Output Control 0 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXLMX LBYPMXGAIN LBYPLMX 51 33 Right Mixer RAUXMXGAIN LAUXRMX RBYPRMX RBYPRMX 52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN SBYPRMX 53 35 RHP Volume RHPVU RHPZC RHPMUTE LSPKGAIN LSPKGAIN 54 36 LSPKOUT Volume RSPKVU RSPKZC RSPKMUTE SSFGAIN SAUX2 Mixer 0 0<	44	2C		MICE	BIASV	RLINRPGA	RMICNRPGA	RMICPRPGA	0	LLINLPGA	LMICNLPGA	LMICPLPGA	033	
46 2E Right Input PGA Gain RPGAU RPGAU RPGAZC RPGAMT RPGAMT RPGAGAIN 47 2F Left ADC Boost LPGABST 0 LPGABSTGAIN 0 LAUXBSTGAIN 48 30 Right ADC Boost RPGABST 0 RPGABSTGAIN 0 RAUXBSTGAIN 49 31 Output Control 0 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXLMX LBYPMXGAIN LBYPLMX IbPVLMX 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPRMX 52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN SPKPGAIN SPKPRMX 53 35 RHP Volume RHPVU RSPKZC RSPKMUTE LSPKGAIN SPKGAIN 54 36 LSPKOUT Volume RSPKVU RSPKZC RSPKMUTE LSPKGAIN LAUXOAUX 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE LAUXUMIX>2	45								LPGA				010	
Gain LPGABST O LPGABST O LAUXBSTGAIN O LAUXBSTGAIN 47 2F Left ADC Boost LPGABST O LPGABSTGAIN O LAUXBSTGAIN 48 30 Right ADC Boost RPGABST O RPGABSTGAIN O RAUXBSTGAIN 49 31 Output Control O 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXLMX LBYPMXGAIN LBYPLMX 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPRMX 52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN RBYPRMX 53 35 RHP Volume RHPVU RBPZC REPMUTE LSPKGAIN LSPKGAIN 54 36 LSPKOUT Volume RSPKVU RSPKZC RSPKMUTE LSPKGAIN LMIXAUX2 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE LADCAUX2 LMIXAUX2 56 38	16	215	Right Input PGA	DDCAU	DDC A7C	DDCAMT			DDCA	CAIN			010	
48 30 Right ADC Boost RPGABST 0 RPGABSTGAIN 0 RAUXBSTGAIN 49 31 Output Control 0 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXLMX LBYPMXGAIN LBYPLMX 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPMXGAIN RBYPRMX 52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN RBYPMXGAIN RBYPRMX 53 35 RHP Volume RHPVU RHPZC RHPMUTE LHPGAIN S 54 36 LSPKOUT Volume LSPKVU LSPKZC RSPKMUTE LSPKGAIN LSPKGAIN 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUXOUT1M 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX1MIX>1 LADCAUX1 RMIXAU	40	2E	Gain	RFGAU	RFGAZC	KPGAMI			KPUA	GAIN			010	
49 31 Output Control 0 0 LDACRMX RDACLMX AUX1BST AUX2BST SPKBST TSEN 50 32 Left Mixer LAUXMXGAIN LAUXLMX LBYPMXGAIN LBYPMXGAIN LBYPLMX 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPMXGAIN RBYPMXS 52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN 53 35 RHP Volume RHPVU RHPZC RHPMUTE RHPGAIN 54 36 LSPKOUT Volume LSPKVU LSPKZC LSPKMUTE LSPKGAIN 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUX0UT1M 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UT1M AUX0UT1M AUX0UT1M AUX1MIX LDACAUX1 RAUXAUX1		2F											100	
50 32 Left Mixer LAUXMXGAIN LAUXLMX LBYPMXGAIN LBYPLMX 51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPMXGAIN RBYPRMX 52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN LHPGAIN 53 35 RHP Volume RHPVU RHPZC RHPMUTE RHPGAIN 54 36 LSPKOUT Volume LSPKVU LSPKZC LSPKMUTE LSPKGAIN 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUXOUT1M 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUXOUT1M AUX1HALE LMIXAUX1 LDACAUX1 RMIXAUX1	48	30	Right ADC Boost	RPGABST	0		RPGABSTGAIN		0		RAUXBSTGA	IN	100	
51 33 Right Mixer RAUXMXGAIN RAUXRMX RBYPMXGAIN RBYPMXS 52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN 53 35 RHP Volume RHPVU RHPZC RHPMUTE RHPGAIN 54 36 LSPKOUT Volume LSPKVU LSPKZC LSPKMUTE LSPKGAIN 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUX0UT2M 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UT1M AUX1HALE LMIXAUX1 LADCAUX1 RMIXAUX1	49	31	Output Control	0	0	LDACRMX	RDACLMX	AUX1BST	AUX2BST	SPKBST	TSEN	AOUTIMP	002	
52 34 LHP Volume LHPVU LHPZC LHPMUTE LHPGAIN 53 35 RHP Volume RHPVU RHPZC RHPMUTE RHPGAIN 54 36 LSPKOUT Volume LSPKVU LSPKZC LSPKMUTE LSPKGAIN 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUXOUTIM AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UTIM AUX1HALE LMIXAUX1 LDACAUX1 RMIXAUX1	50	32	Left Mixer		LAUXMXGAIN	1	LAUXLMX	I	BYPMXGAIN		LBYPLMX	LDACLMX	001	
53 35 RHP Volume RHPVU RHPZC RHPMUTE RHPGAIN 54 36 LSPKOUT Volume LSPKVU LSPKZC LSPKMUTE LSPKGAIN 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUX0UT2M T 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UT1M AUX1HALE LMIXAUX1 LADCAUX1 RMIXAUX1	51	33	Right Mixer		RAUXMXGAIN	1	RAUXRMX	F	RBYPMXGAIN		RBYPRMX	RDACRMX	001	
54 36 LSPKOUT Volume LSPKVU LSPKZC LSPKMUTE LSPKGAIN 55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUXOUT2M T 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UT1M AUX1HALE LMIXAUX1 LADCAUX1 RMIXAUX1	52	34	LHP Volume	LHPVU	LHPZC	LHPMUTE			LHP	GAIN		-	039	
55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUX0UT2M T 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UT1M AUX1HALE LMIXAUX1 LDACAUX1 RADCAUX1 RMIXAUX1	53	35	RHP Volume	RHPVU	RHPZC	RHPMUTE			RHP	GAIN			039	
55 37 RSPKOUT Volume RSPKVU RSPKZC RSPKMUTE RSPKGAIN 56 38 AUX2 Mixer 0 0 AUX0UT2M T 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UT1M AUX1HALE LMIXAUX1 LDACAUX1 RADCAUX1 RMIXAUX1													039	
56 38 AUX2 Mixer 0 0 AUX0UT2M T 0 0 AUX1MIX>2 LADCAUX2 LMIXAUX2 57 39 AUX1 Mixer 0 0 AUX0UTIM AUX1HALE LMIXAUX1 LDACAUX1 RADCAUX1 RMIXAUX1													039	
50 58 AUX MIXEr 0 0 T 0 0 AUX MIXE2 LADCAUX2 LADCAUX2 57 39 AUX Mixer 0 0 AUXOUTIM AUX1HALE I MIXAUX1 I DACAUX1 RADCAUX1 RADCAUX1							0	0	1		I MIX AUX2	I DACAUV2		
	30	38	AUA2 MIXER	0	0	Т	U	0	AUAIMIX>2	LADCAUX2	LWIIAAUX2	LDACAUX2	001	
	57	39	AUX1 Mixer	0	0		AUX1HALF	LMIXAUX1	LDACAUX1	RADCAUX1	RMIXAUX1	RDACAUX1	001	
	- '	~/			, i i i i i i i i i i i i i i i i i i i	T								

 Begin NAU8822L Proprietary Register Space

 58
 3A

 Power Management 4
 LPDAC

 LPIPBST

LPADC LPSPKD MICBIASM

IBADJ


REGVOLT

000

DEC	HEX	NAME	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default			
PCM	Time \$	Slot and ADCOUT Im	pedance Option	Control											
59	3B	Left Time Slot					LTSLOT[8:0]					000			
60	3C	Misc	PCMTSEN	TRI	PCM8BIT	PUDEN	PUDPE	PUDPS	Reserved	RTSLOT[9]	LTSLOT[9]	020			
61	3D	Right Time Slot		RTSLOT[8:0]											
Silico	Silicon Revision and Device ID														
62	3E	Device Revision #	Reserved	Reserved REV = 0x07F for Rev-A											
63	3F	Device ID		ID											
70	46	ALC Enhancements	ALCTBLSEL	ALCPKSEL ALCNGSEL ALCGAINL											
71	47	ALC Enhancements	PKLIMENA	Rese	rved	ALCGAINR									
72	48	192kHz Sampling		Reserved		ADCB_OVER	Reserved	Reserved	PLL49MOUT	DAC_OSR32x	ADC_OSR32x	008			
73	49	Misc Controls	4WSPIENA	FSER	RVAL	FSERFLSH	FSERRENA	Reserved	Reserved	PLLLOKBP	DACOS256	000			
74	4A	Tie-Off Overrides	MANINENA	MANRAUX	MANRLIN	MANRMICN	MANRMICP	MANLAUX	MANLLIN	MANLMICN	MANLMICP	000			
75	51	Power/Tie-off Ctrl	IBTHALFI	Reserved	IBT500UP	IBT250DN	MANINBBP	MANINPAD	MANVREFH	MANVREFM	MANVREFL	000			
76	4C	P2P Detector Read					P2PVAL					000			
77	4D	Peak Detector Read					PEAKVAL					000			
78	4E	Control and Status	Reserved	Reserved	Reserved	HVDET	NSGATE	ANAMUTE	DIGMUTEL	DIGMUTER	FASTDEC	000			
79	4F	Output tie-off control	MANOUTEN	SHRTBUFH	SHRTBUFL	SHRTLSPK	SHRTRSPK	SHRTAUX1	SHRTAUX2	SHRTLHP	SHRTRHP	000			


16 Package Dimensions

32-lead plastic QFN 32L; 5X5mm², 0.8mm thickness, 0.5mm lead pitch



17 Ordering Information

Nuvoton Part Number Description



Version History

VERSION	DATE	PAGE	DESCRIPTION					
1.0	Feb, 2013	n/a	Initial Release					
1.1	Oct, 2013	7 53	Corrected Digital I/O logic levels to DBVDD from DCVDD Corrected 2 wire timing diagram Figure 32					
1.2	Jan, 2013	6 5,6	Revise THD+N when $R_L = 32\Omega$, $P_o = 20$ mW, VDDA = 3.3V Full scale output					

Table 24: Version History

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.